ZBT-CPE102.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /dts-v1/;
  2. #include "mt7620n.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "zbtlink,zbt-cpe102", "ralink,mt7620n-soc";
  6. model = "Zbtlink ZBT-CPE102";
  7. chosen {
  8. bootargs = "console=ttyS0,115200";
  9. };
  10. gpio-leds {
  11. compatible = "gpio-leds";
  12. 4g-0 {
  13. label = "zbt-cpe102:green:4g-0";
  14. gpios = <&gpio1 14 1>;
  15. };
  16. 4g-1 {
  17. label = "zbt-cpe102:green:4g-1";
  18. gpios = <&gpio0 2 1>;
  19. };
  20. 4g-2 {
  21. label = "zbt-cpe102:green:4g-2";
  22. gpios = <&gpio1 15 1>;
  23. };
  24. };
  25. gpio-keys-polled {
  26. compatible = "gpio-keys-polled";
  27. #address-cells = <1>;
  28. #size-cells = <0>;
  29. poll-interval = <20>;
  30. reset {
  31. label = "reset";
  32. gpios = <&gpio0 1 1>;
  33. linux,code = <KEY_RESTART>;
  34. };
  35. };
  36. };
  37. &gpio1 {
  38. status = "okay";
  39. };
  40. &gpio2 {
  41. status = "okay";
  42. };
  43. &gpio3 {
  44. status = "okay";
  45. };
  46. &spi0 {
  47. status = "okay";
  48. en25q64@0 {
  49. #address-cells = <1>;
  50. #size-cells = <1>;
  51. compatible = "jedec,spi-nor";
  52. reg = <0>;
  53. spi-max-frequency = <10000000>;
  54. partition@0 {
  55. label = "u-boot";
  56. reg = <0x0 0x30000>;
  57. read-only;
  58. };
  59. partition@30000 {
  60. label = "u-boot-env";
  61. reg = <0x30000 0x10000>;
  62. read-only;
  63. };
  64. factory: partition@40000 {
  65. label = "factory";
  66. reg = <0x40000 0x10000>;
  67. read-only;
  68. };
  69. partition@50000 {
  70. label = "firmware";
  71. reg = <0x50000 0x760000>;
  72. };
  73. };
  74. };
  75. &ehci {
  76. status = "okay";
  77. };
  78. &ohci {
  79. status = "okay";
  80. };
  81. &ethernet {
  82. mtd-mac-address = <&factory 0x4>;
  83. mediatek,portmap = "wllll";
  84. };
  85. &wmac {
  86. ralink,mtd-eeprom = <&factory 0>;
  87. };
  88. &pinctrl {
  89. state_default: pinctrl0 {
  90. default {
  91. ralink,group = "i2c", "spi refclk", "wled";
  92. ralink,function = "gpio";
  93. };
  94. };
  95. };