1
0

0059-correct-CPC_BASE_MASK.patch 535 B

12345678910111213
  1. --- a/arch/mips/include/asm/mips-cm.h
  2. +++ b/arch/mips/include/asm/mips-cm.h
  3. @@ -286,8 +286,8 @@ BUILD_CM_Cx_R_(tcid_8_priority, 0x80)
  4. #define CM_GCR_GIC_BASE_GICEN_MSK (_ULCAST_(0x1) << 0)
  5. /* GCR_CPC_BASE register fields */
  6. -#define CM_GCR_CPC_BASE_CPCBASE_SHF 17
  7. -#define CM_GCR_CPC_BASE_CPCBASE_MSK (_ULCAST_(0x7fff) << 17)
  8. +#define CM_GCR_CPC_BASE_CPCBASE_SHF 15
  9. +#define CM_GCR_CPC_BASE_CPCBASE_MSK (_ULCAST_(0x1ffff) << 15)
  10. #define CM_GCR_CPC_BASE_CPCEN_SHF 0
  11. #define CM_GCR_CPC_BASE_CPCEN_MSK (_ULCAST_(0x1) << 0)