1
0

0063-set-CM_GCR_BASE_CMDEFTGT_MEM-according-to-datasheet.patch 489 B

123456789101112
  1. --- a/arch/mips/include/asm/mips-cm.h
  2. +++ b/arch/mips/include/asm/mips-cm.h
  3. @@ -238,8 +238,7 @@ BUILD_CM_Cx_R_(tcid_8_priority, 0x80)
  4. #define CM_GCR_BASE_GCRBASE_MSK (_ULCAST_(0x1ffff) << 15)
  5. #define CM_GCR_BASE_CMDEFTGT_SHF 0
  6. #define CM_GCR_BASE_CMDEFTGT_MSK (_ULCAST_(0x3) << 0)
  7. -#define CM_GCR_BASE_CMDEFTGT_DISABLED 0
  8. -#define CM_GCR_BASE_CMDEFTGT_MEM 1
  9. +#define CM_GCR_BASE_CMDEFTGT_MEM 0
  10. #define CM_GCR_BASE_CMDEFTGT_IOCU0 2
  11. #define CM_GCR_BASE_CMDEFTGT_IOCU1 3