1
0

ar7161_jjplus_ja76pf2.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. /dts-v1/;
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include "ar7100.dtsi"
  6. / {
  7. model = "jjPlus JA76PF2";
  8. compatible = "jjplus,ja76pf2", "qca,ar7161";
  9. memory@0 {
  10. device_type = "memory";
  11. reg = <0x0 0x4000000>;
  12. };
  13. chosen {
  14. bootargs = "console=ttyS0,115200n8";
  15. };
  16. aliases {
  17. led-boot = &d2;
  18. led-failsafe = &d2;
  19. led-running = &d2;
  20. led-upgrade = &d2;
  21. };
  22. extosc: ref {
  23. compatible = "fixed-clock";
  24. #clock-cells = <0>;
  25. clock-output-names = "ref";
  26. clock-frequency = <40000000>;
  27. };
  28. leds {
  29. compatible = "gpio-leds";
  30. d2: d2 {
  31. label = "ja76pf2:green:d2";
  32. gpios = <&gpio 5 GPIO_ACTIVE_LOW>;
  33. };
  34. d3 {
  35. label = "ja76pf2:green:d3";
  36. gpios = <&gpio 4 GPIO_ACTIVE_HIGH>;
  37. };
  38. d4 {
  39. label = "ja76pf2:green:d4";
  40. gpios = <&gpio 3 GPIO_ACTIVE_HIGH>;
  41. };
  42. };
  43. keys {
  44. compatible = "gpio-keys-polled";
  45. poll-interval = <20>;
  46. sw1 {
  47. label = "sw1";
  48. linux,code = <KEY_RESTART>;
  49. gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
  50. debounce-interval = <60>;
  51. };
  52. sw2 {
  53. label = "sw2";
  54. linux,code = <KEY_WPS_BUTTON>;
  55. gpios = <&gpio 8 GPIO_ACTIVE_LOW>;
  56. debounce-interval = <60>;
  57. };
  58. };
  59. };
  60. &mdio0 {
  61. status = "okay";
  62. phy-mask = <0x1>;
  63. phy0: ethernet-phy@0 {
  64. reg = <0>;
  65. phy-mode = "rgmii";
  66. };
  67. phy4: ethernet-phy@4 {
  68. reg = <4>;
  69. phy-mode = "rgmii";
  70. };
  71. };
  72. &eth0 {
  73. status = "okay";
  74. phy-handle = <&phy0>;
  75. };
  76. &eth1 {
  77. status = "okay";
  78. phy-handle = <&phy4>;
  79. };
  80. &pcie0 {
  81. status = "okay";
  82. };
  83. &spi {
  84. status = "okay";
  85. num-cs = <1>;
  86. flash@0 {
  87. compatible = "jedec,spi-nor";
  88. reg = <0>;
  89. spi-max-frequency = <25000000>;
  90. partitions {
  91. #address-cells = <1>;
  92. #size-cells = <1>;
  93. compatible = "ecoscentric,redboot-fis-partitions";
  94. };
  95. };
  96. };
  97. &uart {
  98. status = "okay";
  99. };