413-ARM-dts-armada388-clearfog-increase-speed-of-i2c0-to.patch 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. From 6e127081e669cf163a818dc04d590790e4ed9527 Mon Sep 17 00:00:00 2001
  2. From: Russell King <rmk+kernel@armlinux.org.uk>
  3. Date: Tue, 29 Nov 2016 20:06:44 +0000
  4. Subject: ARM: dts: armada388-clearfog: increase speed of i2c0 to 400kHz
  5. All the devices on I2C0 support fast mode, so increase the bus speed
  6. to match. The Armada 388 is known to have a timing issue when in
  7. standard mode, which we believe causes the ficticious device at 0x64
  8. to appear.
  9. Signed-off-by: Russell King <rmk+kernel@armlinux.org.uk>
  10. ---
  11. arch/arm/boot/dts/armada-388-clearfog.dtsi | 7 ++-----
  12. 1 file changed, 2 insertions(+), 5 deletions(-)
  13. --- a/arch/arm/boot/dts/armada-388-clearfog.dtsi
  14. +++ b/arch/arm/boot/dts/armada-388-clearfog.dtsi
  15. @@ -143,8 +143,7 @@
  16. };
  17. &i2c0 {
  18. - /* Is there anything on this? */
  19. - clock-frequency = <100000>;
  20. + clock-frequency = <400000>;
  21. pinctrl-0 = <&i2c0_pins>;
  22. pinctrl-names = "default";
  23. status = "okay";
  24. @@ -239,13 +238,11 @@
  25. };
  26. };
  27. - /* The MCP3021 is 100kHz clock only */
  28. + /* The MCP3021 supports standard and fast modes */
  29. mikrobus_adc: mcp3021@4c {
  30. compatible = "microchip,mcp3021";
  31. reg = <0x4c>;
  32. };
  33. -
  34. - /* Also something at 0x64 */
  35. };
  36. &i2c1 {