1
0

507-arm64-dts-marvell-armada-37xx-add-nodes-allowing-cpu.patch 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. From e8d66e7927b2a15310df0eb44a67d120ea147a59 Mon Sep 17 00:00:00 2001
  2. From: Gregory CLEMENT <gregory.clement@free-electrons.com>
  3. Date: Thu, 14 Dec 2017 16:00:06 +0100
  4. Subject: arm64: dts: marvell: armada-37xx: add nodes allowing cpufreq
  5. support
  6. In order to be able to use cpu freq, we need to associate a clock to each
  7. CPU and to expose the power management registers.
  8. Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
  9. ---
  10. arch/arm64/boot/dts/marvell/armada-372x.dtsi | 1 +
  11. arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 7 +++++++
  12. 2 files changed, 8 insertions(+)
  13. --- a/arch/arm64/boot/dts/marvell/armada-372x.dtsi
  14. +++ b/arch/arm64/boot/dts/marvell/armada-372x.dtsi
  15. @@ -56,6 +56,7 @@
  16. device_type = "cpu";
  17. compatible = "arm,cortex-a53","arm,armv8";
  18. reg = <0x1>;
  19. + clocks = <&nb_periph_clk 16>;
  20. enable-method = "psci";
  21. };
  22. };
  23. --- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
  24. +++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
  25. @@ -64,6 +64,7 @@
  26. device_type = "cpu";
  27. compatible = "arm,cortex-a53", "arm,armv8";
  28. reg = <0>;
  29. + clocks = <&nb_periph_clk 16>;
  30. enable-method = "psci";
  31. };
  32. };
  33. @@ -219,6 +220,12 @@
  34. };
  35. };
  36. + nb_pm: syscon@14000 {
  37. + compatible = "marvell,armada-3700-nb-pm",
  38. + "syscon";
  39. + reg = <0x14000 0x60>;
  40. + };
  41. +
  42. pinctrl_sb: pinctrl@18800 {
  43. compatible = "marvell,armada3710-sb-pinctrl",
  44. "syscon", "simple-mfd";