2
0

DIR-620-D1.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112
  1. /dts-v1/;
  2. #include "rt3352.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "DIR-620-D1", "ralink,rt3352-soc";
  6. model = "D-Link DIR-620 D1";
  7. gpio-leds {
  8. compatible = "gpio-leds";
  9. status {
  10. label = "dir-620-d1:green:status";
  11. gpios = <&gpio0 9 1>;
  12. };
  13. wifi {
  14. label = "dir-620-d1:green:wifi";
  15. gpios = <&gpio0 17 1>;
  16. };
  17. };
  18. gpio-keys-polled {
  19. compatible = "gpio-keys-polled";
  20. #address-cells = <1>;
  21. #size-cells = <0>;
  22. poll-interval = <20>;
  23. reset_wps {
  24. label = "reset_wps";
  25. gpios = <&gpio0 7 1>;
  26. linux,code = <KEY_RESTART>;
  27. };
  28. };
  29. };
  30. &spi0 {
  31. status = "okay";
  32. m25p80@0 {
  33. #address-cells = <1>;
  34. #size-cells = <1>;
  35. compatible = "jedec,spi-nor";
  36. reg = <0>;
  37. linux,modalias = "m25p80", "mx25l6405d";
  38. spi-max-frequency = <10000000>;
  39. partition@0 {
  40. label = "u-boot";
  41. reg = <0x0 0x30000>;
  42. read-only;
  43. };
  44. partition@30000 {
  45. label = "u-boot-env";
  46. reg = <0x30000 0x10000>;
  47. read-only;
  48. };
  49. factory: partition@40000 {
  50. label = "factory";
  51. reg = <0x40000 0x10000>;
  52. read-only;
  53. };
  54. partition@50000 {
  55. label = "firmware";
  56. reg = <0x50000 0x7b0000>;
  57. };
  58. };
  59. };
  60. &pinctrl {
  61. state_default: pinctrl0 {
  62. gpio {
  63. ralink,group = "i2c", "jtag", "uartf";
  64. ralink,function = "gpio";
  65. };
  66. rgmii {
  67. ralink,group = "rgmii";
  68. ralink,function = "rgmii";
  69. };
  70. mdio {
  71. ralink,group = "mdio";
  72. ralink,function = "mdio";
  73. };
  74. };
  75. };
  76. &ethernet {
  77. mtd-mac-address = <&factory 0x4>;
  78. };
  79. &esw {
  80. mediatek,portmap = <0x2f>;
  81. };
  82. &wmac {
  83. ralink,mtd-eeprom = <&factory 0>;
  84. };
  85. &ehci {
  86. status = "okay";
  87. };
  88. &ohci {
  89. status = "okay";
  90. };