2
0

MT7620a.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
  6. model = "Ralink MT7620a + MT7610e evaluation board";
  7. gpio-keys-polled {
  8. compatible = "gpio-keys";
  9. #address-cells = <1>;
  10. #size-cells = <0>;
  11. poll-interval = <20>;
  12. s2 {
  13. label = "S2";
  14. gpios = <&gpio0 1 1>;
  15. linux,code = <BTN_0>;
  16. };
  17. s3 {
  18. label = "S3";
  19. gpios = <&gpio0 2 1>;
  20. linux,code = <BTN_1>;
  21. };
  22. };
  23. };
  24. &spi0 {
  25. status = "okay";
  26. m25p80@0 {
  27. #address-cells = <1>;
  28. #size-cells = <1>;
  29. compatible = "jedec,spi-nor";
  30. reg = <0>;
  31. linux,modalias = "m25p80", "en25q64";
  32. spi-max-frequency = <10000000>;
  33. partition@0 {
  34. label = "u-boot";
  35. reg = <0x0 0x30000>;
  36. read-only;
  37. };
  38. partition@30000 {
  39. label = "u-boot-env";
  40. reg = <0x30000 0x10000>;
  41. read-only;
  42. };
  43. factory: partition@40000 {
  44. label = "factory";
  45. reg = <0x40000 0x10000>;
  46. read-only;
  47. };
  48. partition@50000 {
  49. label = "firmware";
  50. reg = <0x50000 0x7b0000>;
  51. };
  52. };
  53. };
  54. &pinctrl {
  55. state_default: pinctrl0 {
  56. gpio {
  57. ralink,group = "i2c", "uartf";
  58. ralink,function = "gpio";
  59. };
  60. };
  61. };
  62. &ethernet {
  63. status = "okay";
  64. pinctrl-names = "default";
  65. pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
  66. mediatek,portmap = "llllw";
  67. port@4 {
  68. status = "okay";
  69. phy-mode = "rgmii";
  70. phy-handle = <&phy4>;
  71. };
  72. port@5 {
  73. status = "okay";
  74. phy-mode = "rgmii";
  75. phy-handle = <&phy5>;
  76. };
  77. mdio-bus {
  78. status = "okay";
  79. phy4: ethernet-phy@4 {
  80. reg = <4>;
  81. phy-mode = "rgmii";
  82. };
  83. phy5: ethernet-phy@5 {
  84. reg = <5>;
  85. phy-mode = "rgmii";
  86. };
  87. };
  88. };
  89. &gsw {
  90. mediatek,port4 = "gmac";
  91. };
  92. &sdhci {
  93. status = "okay";
  94. };
  95. &pcie {
  96. status = "okay";
  97. };
  98. &ehci {
  99. status = "okay";
  100. };
  101. &ohci {
  102. status = "okay";
  103. };