2
0

ZBT-WG3526.dtsi 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. #include "mt7621.dtsi"
  2. #include <dt-bindings/gpio/gpio.h>
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. memory@0 {
  6. device_type = "memory";
  7. reg = <0x0 0x1c000000>, <0x20000000 0x4000000>;
  8. };
  9. chosen {
  10. bootargs = "console=ttyS0,115200";
  11. };
  12. palmbus: palmbus@1E000000 {
  13. i2c@900 {
  14. status = "okay";
  15. };
  16. };
  17. gpio-keys-polled {
  18. compatible = "gpio-keys-polled";
  19. #address-cells = <1>;
  20. #size-cells = <0>;
  21. poll-interval = <20>;
  22. reset {
  23. label = "reset";
  24. gpios = <&gpio0 18 GPIO_ACTIVE_LOW>;
  25. linux,code = <KEY_RESTART>;
  26. };
  27. };
  28. gpio-leds {
  29. compatible = "gpio-leds";
  30. status_led: status {
  31. gpios = <&gpio0 24 1>;
  32. };
  33. };
  34. };
  35. &sdhci {
  36. status = "okay";
  37. };
  38. &spi0 {
  39. status = "okay";
  40. m25p80@0 {
  41. #address-cells = <1>;
  42. #size-cells = <1>;
  43. compatible = "jedec,spi-nor";
  44. reg = <0>;
  45. spi-max-frequency = <10000000>;
  46. m25p,chunked-io = <32>;
  47. partition@0 {
  48. label = "u-boot";
  49. reg = <0x0 0x30000>;
  50. read-only;
  51. };
  52. partition@30000 {
  53. label = "u-boot-env";
  54. reg = <0x30000 0x10000>;
  55. read-only;
  56. };
  57. factory: partition@40000 {
  58. label = "factory";
  59. reg = <0x40000 0x10000>;
  60. read-only;
  61. };
  62. firmware: partition@50000 {
  63. label = "firmware";
  64. };
  65. };
  66. };
  67. &pcie {
  68. status = "okay";
  69. pcie0 {
  70. wifi@14c3,7603 {
  71. compatible = "pci14c3,7603";
  72. reg = <0x0000 0 0 0 0>;
  73. mediatek,mtd-eeprom = <&factory 0x0000>;
  74. mediatek,5ghz = <0>;
  75. };
  76. };
  77. pcie1 {
  78. wifi@14c3,7662 {
  79. compatible = "pci14c3,7662";
  80. reg = <0x0000 0 0 0 0>;
  81. mediatek,mtd-eeprom = <&factory 0x8000>;
  82. mediatek,2ghz = <0>;
  83. };
  84. };
  85. };
  86. &ethernet {
  87. mtd-mac-address = <&factory 0xe000>;
  88. };
  89. &pinctrl {
  90. state_default: pinctrl0 {
  91. gpio {
  92. ralink,group = "wdt", "rgmii2", "wdt rst", "jtag", "mdio";
  93. ralink,function = "gpio";
  94. };
  95. };
  96. };