2
0

JHR-N825R.dts 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "JHR-N825R", "ralink,rt3052-soc";
  6. model = "JCG JHR-N825R";
  7. cfi@1f000000 {
  8. compatible = "cfi-flash";
  9. reg = <0x1f000000 0x800000>;
  10. bank-width = <2>;
  11. device-width = <2>;
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. partition@0 {
  15. label = "u-boot";
  16. reg = <0x0 0x30000>;
  17. read-only;
  18. };
  19. partition@30000 {
  20. label = "u-boot-env";
  21. reg = <0x30000 0x10000>;
  22. read-only;
  23. };
  24. factory: partition@40000 {
  25. label = "factory";
  26. reg = <0x40000 0x10000>;
  27. read-only;
  28. };
  29. partition@50000 {
  30. label = "firmware";
  31. reg = <0x50000 0x3b0000>;
  32. };
  33. };
  34. gpio-leds {
  35. compatible = "gpio-leds";
  36. system {
  37. label = "jhr-n825r:red:power";
  38. gpios = <&gpio0 9 1>;
  39. };
  40. };
  41. gpio-keys-polled {
  42. compatible = "gpio-keys-polled";
  43. #address-cells = <1>;
  44. #size-cells = <0>;
  45. poll-interval = <20>;
  46. reset_wps {
  47. label = "reset_wps";
  48. gpios = <&gpio0 10 1>;
  49. linux,code = <KEY_RESTART>;
  50. };
  51. };
  52. };
  53. &pinctrl {
  54. state_default: pinctrl0 {
  55. gpio {
  56. ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
  57. ralink,function = "gpio";
  58. };
  59. };
  60. };
  61. &ethernet {
  62. mtd-mac-address = <&factory 0x2e>;
  63. };
  64. &esw {
  65. mediatek,portmap = <0x3e>;
  66. };
  67. &wmac {
  68. ralink,mtd-eeprom = <&factory 0>;
  69. };