2
0

MZK-WDPR.dts 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. / {
  4. compatible = "MZK-WDPR", "ralink,rt3052-soc";
  5. model = "Planex MZK-WDPR";
  6. chosen {
  7. bootargs = "console=ttyS0,115200";
  8. };
  9. cfi@1f000000 {
  10. compatible = "cfi-flash";
  11. reg = <0x1f000000 0x800000>;
  12. bank-width = <2>;
  13. device-width = <2>;
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. partition@0 {
  17. label = "u-boot";
  18. reg = <0x0 0x30000>;
  19. read-only;
  20. };
  21. partition@30000 {
  22. label = "u-boot-env";
  23. reg = <0x30000 0x10000>;
  24. read-only;
  25. };
  26. factory: partition@40000 {
  27. label = "factory";
  28. reg = <0x40000 0x10000>;
  29. read-only;
  30. };
  31. partition@7f0000 {
  32. label = "Data3G";
  33. reg = <0x7f0000 0x10000>;
  34. read-only;
  35. };
  36. partition@50000 {
  37. label = "firmware";
  38. reg = <0x50000 0x680000>;
  39. };
  40. };
  41. gpio-export {
  42. compatible = "gpio-export";
  43. lcd_ctrl1 {
  44. gpio-export,name = "lcd_ctrl1";
  45. gpio-export,output = <0>;
  46. gpios = <&gpio0 1 0>;
  47. };
  48. };
  49. };
  50. &pinctrl {
  51. state_default: pinctrl0 {
  52. gpio {
  53. ralink,group = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
  54. ralink,function = "gpio";
  55. };
  56. };
  57. };
  58. &ethernet {
  59. mtd-mac-address = <&factory 0x28>;
  60. };
  61. &esw {
  62. mediatek,portmap = <0x2f>;
  63. };
  64. &wmac {
  65. ralink,mtd-eeprom = <&factory 0>;
  66. };
  67. &otg {
  68. status = "okay";
  69. };