2
0

MT7620a.dts 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
  6. model = "Ralink MT7620a + MT7610e evaluation board";
  7. gpio-keys-polled {
  8. compatible = "gpio-keys";
  9. #address-cells = <1>;
  10. #size-cells = <0>;
  11. poll-interval = <20>;
  12. s2 {
  13. label = "S2";
  14. gpios = <&gpio0 1 1>;
  15. linux,code = <BTN_0>;
  16. };
  17. s3 {
  18. label = "S3";
  19. gpios = <&gpio0 2 1>;
  20. linux,code = <BTN_1>;
  21. };
  22. };
  23. };
  24. &spi0 {
  25. status = "okay";
  26. m25p80@0 {
  27. #address-cells = <1>;
  28. #size-cells = <1>;
  29. compatible = "jedec,spi-nor";
  30. reg = <0>;
  31. spi-max-frequency = <10000000>;
  32. partition@0 {
  33. label = "u-boot";
  34. reg = <0x0 0x30000>;
  35. read-only;
  36. };
  37. partition@30000 {
  38. label = "u-boot-env";
  39. reg = <0x30000 0x10000>;
  40. read-only;
  41. };
  42. factory: partition@40000 {
  43. label = "factory";
  44. reg = <0x40000 0x10000>;
  45. read-only;
  46. };
  47. partition@50000 {
  48. label = "firmware";
  49. reg = <0x50000 0x7b0000>;
  50. };
  51. };
  52. };
  53. &pinctrl {
  54. state_default: pinctrl0 {
  55. gpio {
  56. ralink,group = "i2c", "uartf";
  57. ralink,function = "gpio";
  58. };
  59. };
  60. };
  61. &ethernet {
  62. status = "okay";
  63. pinctrl-names = "default";
  64. pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>;
  65. mediatek,portmap = "llllw";
  66. port@4 {
  67. status = "okay";
  68. phy-mode = "rgmii";
  69. phy-handle = <&phy4>;
  70. };
  71. port@5 {
  72. status = "okay";
  73. phy-mode = "rgmii";
  74. phy-handle = <&phy5>;
  75. };
  76. mdio-bus {
  77. status = "okay";
  78. phy4: ethernet-phy@4 {
  79. reg = <4>;
  80. phy-mode = "rgmii";
  81. };
  82. phy5: ethernet-phy@5 {
  83. reg = <5>;
  84. phy-mode = "rgmii";
  85. };
  86. };
  87. };
  88. &gsw {
  89. mediatek,port4 = "gmac";
  90. };
  91. &sdhci {
  92. status = "okay";
  93. };
  94. &pcie {
  95. status = "okay";
  96. };
  97. &ehci {
  98. status = "okay";
  99. };
  100. &ohci {
  101. status = "okay";
  102. };