2
0

PBR-D1.dts 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. /dts-v1/;
  2. #include "mt7628an.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "mediatek,pbr-d1", "mediatek,mt7628an-soc";
  6. model = "PBR-D1";
  7. chosen {
  8. bootargs = "console=ttyS0,115200";
  9. };
  10. aliases {
  11. serial0 = &uart2;
  12. };
  13. memory@0 {
  14. device_type = "memory";
  15. reg = <0x0 0x8000000>;
  16. };
  17. gpio-leds {
  18. compatible = "gpio-leds";
  19. usb {
  20. label = "pbr-d1:orange:usb";
  21. gpios = <&gpio0 0 1>;
  22. default-state = "off";
  23. };
  24. power {
  25. label = "pbr-d1:orange:power";
  26. gpios = <&gpio0 14 1>;
  27. default-state = "on";
  28. };
  29. };
  30. gpio-keys-polled {
  31. compatible = "gpio-keys-polled";
  32. #address-cells = <1>;
  33. #size-cells = <0>;
  34. poll-interval = <20>;
  35. reset {
  36. label = "reset";
  37. gpios = <&gpio1 38 1>;
  38. linux,code = <KEY_RESTART>;
  39. };
  40. };
  41. wgpio: gpio-wifi {
  42. compatible = "mediatek,gpio-wifi";
  43. #address-cells = <1>;
  44. #size-cells = <0>;
  45. gpio-controller;
  46. #gpio-cells = <2>;
  47. };
  48. };
  49. &pinctrl {
  50. state_default: pinctrl0 {
  51. gpio {
  52. ralink,group = "gpio";
  53. ralink,function = "gpio";
  54. };
  55. i2c {
  56. ralink,group = "i2c";
  57. ralink,function = "gpio";
  58. };
  59. i2s {
  60. ralink,group = "i2s";
  61. ralink,function = "gpio";
  62. };
  63. spis {
  64. ralink,group = "spis";
  65. ralink,function = "gpio";
  66. };
  67. wdt {
  68. ralink,group = "wdt";
  69. ralink,function = "gpio";
  70. };
  71. };
  72. };
  73. &spi0 {
  74. status = "okay";
  75. pinctrl-names = "default";
  76. pinctrl-0 = <&spi_pins>, <&spi_cs1_pins>;
  77. m25p80@0 {
  78. #address-cells = <1>;
  79. #size-cells = <1>;
  80. compatible = "jedec,spi-nor";
  81. reg = <0>;
  82. spi-max-frequency = <40000000>;
  83. m25p,chunked-io = <31>;
  84. partition@0 {
  85. label = "u-boot";
  86. reg = <0x0 0x30000>;
  87. read-only;
  88. };
  89. partition@30000 {
  90. label = "u-boot-env";
  91. reg = <0x30000 0x10000>;
  92. };
  93. factory: partition@40000 {
  94. label = "factory";
  95. reg = <0x40000 0x10000>;
  96. read-only;
  97. };
  98. partition@50000 {
  99. label = "firmware";
  100. reg = <0x50000 0x0fb0000>;
  101. };
  102. };
  103. spidev@1 {
  104. #address-cells = <1>;
  105. #size-cells = <1>;
  106. compatible = "linux,spidev";
  107. reg = <1>;
  108. spi-max-frequency = <40000000>;
  109. };
  110. };
  111. &i2c {
  112. status = "okay";
  113. };
  114. &uart1 {
  115. status = "okay";
  116. };
  117. &uart2 {
  118. status = "okay";
  119. };
  120. &pwm {
  121. status = "okay";
  122. };
  123. &ethernet {
  124. mtd-mac-address = <&factory 0x28>;
  125. };
  126. &sdhci {
  127. status = "okay";
  128. mediatek,cd-high;
  129. };