2
0

RT-G32-B1.dts 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "RT-G32-B1", "ralink,rt3050-soc";
  6. model = "Asus RT-G32 B1";
  7. gpio-keys-polled {
  8. compatible = "gpio-keys-polled";
  9. #address-cells = <1>;
  10. #size-cells = <0>;
  11. poll-interval = <20>;
  12. reset {
  13. label = "reset";
  14. gpios = <&gpio0 10 1>;
  15. linux,code = <KEY_RESTART>;
  16. };
  17. wps {
  18. label = "wps";
  19. gpios = <&gpio0 0 1>;
  20. linux,code = <KEY_WPS_BUTTON>;
  21. };
  22. };
  23. };
  24. &spi0 {
  25. status = "okay";
  26. m25p80@0 {
  27. #address-cells = <1>;
  28. #size-cells = <1>;
  29. compatible = "jedec,spi-nor";
  30. reg = <0>;
  31. spi-max-frequency = <10000000>;
  32. partition@0 {
  33. label = "u-boot";
  34. reg = <0x0 0x30000>;
  35. read-only;
  36. };
  37. partition@30000 {
  38. label = "devdata";
  39. reg = <0x30000 0x10000>;
  40. read-only;
  41. };
  42. devconf: partition@40000 {
  43. label = "devconf";
  44. reg = <0x40000 0x10000>;
  45. read-only;
  46. };
  47. partition@50000 {
  48. label = "firmware";
  49. reg = <0x50000 0x3b0000>;
  50. };
  51. };
  52. };
  53. &pinctrl {
  54. state_default: pinctrl0 {
  55. gpio {
  56. ralink,group = "i2c", "jtag", "rgmii", "mdio", "uartf";
  57. ralink,function = "gpio";
  58. };
  59. };
  60. };
  61. &ethernet {
  62. mtd-mac-address = <&devconf 0x4>;
  63. };
  64. &esw {
  65. mediatek,portmap = <0x2f>;
  66. };
  67. &wmac {
  68. ralink,mtd-eeprom = <&devconf 0>;
  69. };