2
0

TEW-692GR.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /dts-v1/;
  2. #include "rt3883.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "TEW-692GR", "ralink,rt3883-soc";
  6. model = "TRENDnet TEW-692GR";
  7. nor-flash@1c000000 {
  8. compatible = "cfi-flash";
  9. reg = <0x1c000000 0x800000>;
  10. bank-width = <2>;
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. partition@0 {
  14. reg = <0x0 0x0030000>;
  15. label = "u-boot";
  16. read-only;
  17. };
  18. partition@30000 {
  19. reg = <0x00030000 0x00010000>;
  20. label = "u-boot-env";
  21. read-only;
  22. };
  23. factory: partition@40000 {
  24. reg = <0x00040000 0x00010000>;
  25. label = "factory";
  26. read-only;
  27. };
  28. partition@50000 {
  29. reg = <0x00050000 0x007b0000>;
  30. label = "firmware";
  31. };
  32. };
  33. gpio-keys-polled {
  34. compatible = "gpio-keys-polled";
  35. #address-cells = <1>;
  36. #size-cells = <0>;
  37. poll-interval = <100>;
  38. reset {
  39. label = "reset";
  40. gpios = <&gpio0 10 1>;
  41. linux,code = <KEY_RESTART>;
  42. };
  43. wps {
  44. label = "wps";
  45. gpios = <&gpio1 2 1>;
  46. linux,code = <KEY_WPS_BUTTON>;
  47. };
  48. };
  49. gpio-leds {
  50. compatible = "gpio-leds";
  51. wps {
  52. label = "tew-692gr:orange:wps";
  53. gpios = <&gpio0 9 1>;
  54. };
  55. wps2 {
  56. label = "tew-692gr:green:wps";
  57. gpios = <&gpio1 4 1>;
  58. };
  59. };
  60. };
  61. &gpio1 {
  62. status = "okay";
  63. };
  64. &pinctrl {
  65. state_default: pinctrl0 {
  66. gpio {
  67. ralink,group = "spi", "i2c", "jtag", "uartf";
  68. ralink,function = "gpio";
  69. };
  70. };
  71. };
  72. &ethernet {
  73. status = "okay";
  74. mtd-mac-address = <&factory 0x4>;
  75. port@0 {
  76. phy-handle = <&phy0>;
  77. phy-mode = "rgmii";
  78. };
  79. mdio-bus {
  80. status = "okay";
  81. phy0: ethernet-phy@0 {
  82. reg = <0>;
  83. phy-mode = "rgmii";
  84. qca,ar8327-initvals = <
  85. 0x04 0x07600000 /* PORT0 PAD MODE CTRL */
  86. 0x0c 0x07600000 /* PORT6 PAD MODE CTRL */
  87. 0x10 0x40000000 /* Power-on Strapping: 176-pin interface configuration */
  88. 0x50 0xc437c437 /* LED Control Register 0 */
  89. 0x54 0xc337c337 /* LED Control Register 1 */
  90. 0x58 0x00000000 /* LED Control Register 2 */
  91. 0x5c 0x03ffff00 /* LED Control Register 3 */
  92. 0x7c 0x0000007e /* PORT0_STATUS */
  93. 0x94 0x0000007e /* PORT6 STATUS */
  94. >;
  95. };
  96. };
  97. };
  98. &pci {
  99. status = "okay";
  100. pinctrl-names = "default";
  101. pinctrl-0 = <&pci_pins>;
  102. pci_pins: pci {
  103. pci {
  104. ralink,group = "pci";
  105. ralink,function = "pci-fnc";
  106. };
  107. };
  108. host-bridge {
  109. pci-bridge@1 {
  110. status = "okay";
  111. wifi@0,0 {
  112. compatible = "pci0,0";
  113. reg = < 0x10000 0 0 0 0 >;
  114. ralink,2ghz = <0>;
  115. };
  116. };
  117. };
  118. };
  119. &wmac {
  120. status = "okay";
  121. ralink,mtd-eeprom = <&factory 0x0>;
  122. ralink,5ghz = <0>;
  123. mtd-mac-address = <&factory 0x4>;
  124. mtd-mac-address-increment = <3>;
  125. };