123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232 |
- /*
- * Copyright (c) 2017-2022, Arm Limited and Contributors. All rights reserved.
- * Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
- *
- * SPDX-License-Identifier: BSD-3-Clause
- */
- /*
- * Driver for GIC-500 and GIC-600 specific features. This driver only
- * overrides APIs that are different to those generic ones in GICv3
- * driver.
- *
- * GIC-600 supports independently power-gating redistributor interface.
- */
- #include <assert.h>
- #include <arch_helpers.h>
- #include <common/debug.h>
- #include <drivers/arm/arm_gicv3_common.h>
- #include <drivers/arm/gicv3.h>
- #include "gicv3_private.h"
- /* GIC-600 specific register offsets */
- #define GICR_PWRR 0x24U
- /* GICR_PWRR fields */
- #define PWRR_RDPD_SHIFT 0
- #define PWRR_RDAG_SHIFT 1
- #define PWRR_RDGPD_SHIFT 2
- #define PWRR_RDGPO_SHIFT 3
- #define PWRR_RDPD (1U << PWRR_RDPD_SHIFT)
- #define PWRR_RDAG (1U << PWRR_RDAG_SHIFT)
- #define PWRR_RDGPD (1U << PWRR_RDGPD_SHIFT)
- #define PWRR_RDGPO (1U << PWRR_RDGPO_SHIFT)
- /*
- * Values to write to GICR_PWRR register to power redistributor
- * for operating through the core (GICR_PWRR.RDAG = 0)
- */
- #define PWRR_ON (0U << PWRR_RDPD_SHIFT)
- #define PWRR_OFF (1U << PWRR_RDPD_SHIFT)
- static bool gic600_errata_wa_2384374 __unused;
- #if GICV3_SUPPORT_GIC600
- /* GIC-600/700 specific accessor functions */
- static void gicr_write_pwrr(uintptr_t base, unsigned int val)
- {
- mmio_write_32(base + GICR_PWRR, val);
- }
- static uint32_t gicr_read_pwrr(uintptr_t base)
- {
- return mmio_read_32(base + GICR_PWRR);
- }
- static void gicr_wait_group_not_in_transit(uintptr_t base)
- {
- uint32_t pwrr;
- do {
- pwrr = gicr_read_pwrr(base);
- /* Check group not transitioning: RDGPD == RDGPO */
- } while (((pwrr & PWRR_RDGPD) >> PWRR_RDGPD_SHIFT) !=
- ((pwrr & PWRR_RDGPO) >> PWRR_RDGPO_SHIFT));
- }
- static void gic600_pwr_on(uintptr_t base)
- {
- do { /* Wait until group not transitioning */
- gicr_wait_group_not_in_transit(base);
- /* Power on redistributor */
- gicr_write_pwrr(base, PWRR_ON);
- /*
- * Wait until the power on state is reflected.
- * If RDPD == 0 then powered on.
- */
- } while ((gicr_read_pwrr(base) & PWRR_RDPD) != PWRR_ON);
- }
- static void gic600_pwr_off(uintptr_t base)
- {
- /* Wait until group not transitioning */
- gicr_wait_group_not_in_transit(base);
- /* Power off redistributor */
- gicr_write_pwrr(base, PWRR_OFF);
- /*
- * If this is the last man, turning this redistributor frame off will
- * result in the group itself being powered off and RDGPD = 1.
- * In that case, wait as long as it's in transition, or has aborted
- * the transition altogether for any reason.
- */
- if ((gicr_read_pwrr(base) & PWRR_RDGPD) != 0U) {
- /* Wait until group not transitioning */
- gicr_wait_group_not_in_transit(base);
- }
- }
- static uintptr_t get_gicr_base(unsigned int proc_num)
- {
- uintptr_t gicr_base;
- assert(gicv3_driver_data != NULL);
- assert(proc_num < gicv3_driver_data->rdistif_num);
- assert(gicv3_driver_data->rdistif_base_addrs != NULL);
- gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num];
- assert(gicr_base != 0UL);
- return gicr_base;
- }
- static bool gicv3_redists_need_power_mgmt(uintptr_t gicr_base)
- {
- uint32_t reg = mmio_read_32(gicr_base + GICR_IIDR);
- /*
- * The Arm GIC-600 and GIC-700 models have their redistributors
- * powered down at reset.
- */
- return (((reg & IIDR_MODEL_MASK) == IIDR_MODEL_ARM_GIC_600) ||
- ((reg & IIDR_MODEL_MASK) == IIDR_MODEL_ARM_GIC_600AE) ||
- ((reg & IIDR_MODEL_MASK) == IIDR_MODEL_ARM_GIC_700));
- }
- #endif /* GICV3_SUPPORT_GIC600 */
- void gicv3_distif_pre_save(unsigned int proc_num)
- {
- arm_gicv3_distif_pre_save(proc_num);
- }
- void gicv3_distif_post_restore(unsigned int proc_num)
- {
- arm_gicv3_distif_post_restore(proc_num);
- }
- /*
- * Power off GIC-600 redistributor (if configured and detected)
- */
- void gicv3_rdistif_off(unsigned int proc_num)
- {
- #if GICV3_SUPPORT_GIC600
- uintptr_t gicr_base = get_gicr_base(proc_num);
- /* Attempt to power redistributor off */
- if (gicv3_redists_need_power_mgmt(gicr_base)) {
- gic600_pwr_off(gicr_base);
- }
- #endif
- }
- /*
- * Power on GIC-600 redistributor (if configured and detected)
- */
- void gicv3_rdistif_on(unsigned int proc_num)
- {
- #if GICV3_SUPPORT_GIC600
- uintptr_t gicr_base = get_gicr_base(proc_num);
- /* Power redistributor on */
- if (gicv3_redists_need_power_mgmt(gicr_base)) {
- gic600_pwr_on(gicr_base);
- }
- #endif
- }
- #if GIC600_ERRATA_WA_2384374
- /*******************************************************************************
- * Apply part 2 of workaround for errata-2384374 as per SDEN:
- * https://developer.arm.com/documentation/sden892601/latest/
- ******************************************************************************/
- void gicv3_apply_errata_wa_2384374(uintptr_t gicr_base)
- {
- if (gic600_errata_wa_2384374) {
- uint32_t gicr_ctlr_val = gicr_read_ctlr(gicr_base);
- gicr_write_ctlr(gicr_base, gicr_ctlr_val |
- (GICR_CTLR_DPG0_BIT | GICR_CTLR_DPG1NS_BIT |
- GICR_CTLR_DPG1S_BIT));
- gicr_write_ctlr(gicr_base, gicr_ctlr_val &
- ~(GICR_CTLR_DPG0_BIT | GICR_CTLR_DPG1NS_BIT |
- GICR_CTLR_DPG1S_BIT));
- }
- }
- #endif /* GIC600_ERRATA_WA_2384374 */
- void gicv3_check_erratas_applies(uintptr_t gicd_base)
- {
- unsigned int gic_prod_id;
- uint8_t gic_rev;
- assert(gicd_base != 0UL);
- gicv3_get_component_prodid_rev(gicd_base, &gic_prod_id, &gic_rev);
- /*
- * This workaround applicable only to GIC600 and GIC600AE products with
- * revision less than r1p6 and r0p2 respectively.
- * As per GIC600/GIC600AE specification -
- * r1p6 = 0x17 => GICD_IIDR[19:12]
- * r0p2 = 0x04 => GICD_IIDR[19:12]
- */
- if ((gic_prod_id == GIC_PRODUCT_ID_GIC600) ||
- (gic_prod_id == GIC_PRODUCT_ID_GIC600AE)) {
- if (((gic_prod_id == GIC_PRODUCT_ID_GIC600) &&
- (gic_rev <= GIC_REV(GIC_VARIANT_R1, GIC_REV_P6))) ||
- ((gic_prod_id == GIC_PRODUCT_ID_GIC600AE) &&
- (gic_rev <= GIC_REV(GIC_VARIANT_R0, GIC_REV_P2)))) {
- #if GIC600_ERRATA_WA_2384374
- gic600_errata_wa_2384374 = true;
- VERBOSE("%s applies\n",
- "GIC600/GIC600AE errata workaround 2384374");
- #else
- WARN("%s missing\n",
- "GIC600/GIC600AE errata workaround 2384374");
- #endif /* GIC600_ERRATA_WA_2384374 */
- } else {
- VERBOSE("%s not applies\n",
- "GIC600/GIC600AE errata workaround 2384374");
- }
- }
- }
|