| .. |
|
amu
|
461c0a5d92
refactor(cm): move EL3 registers to global context
|
11 months ago |
|
brbe
|
60d330dc4d
refactor(cpufeat): separate the EL2 and EL3 enablement code
|
1 year ago |
|
mpam
|
ac4f6aaf85
refactor(cm): move MPAM3_EL3 reg to per world context
|
9 months ago |
|
pauth
|
1d2706dbaf
chore(pauth): remove redundant pauth_disable_el3() call
|
1 year ago |
|
pmuv3
|
e6f8fc7437
fix(pmu): fix breakage on ARMv7 CPUs with SP_min as BL32
|
6 months ago |
|
ras
|
4c700c1563
chore: update to use Arm word across TF-A
|
1 year ago |
|
sme
|
aaaf2cc313
refactor(cpufeat): add macro to simplify is_feat_xx_present
|
5 months ago |
|
spe
|
777f1f6897
fix(spe): invoke spe_disable during power domain off/suspend
|
8 months ago |
|
sve
|
461c0a5d92
refactor(cm): move EL3 registers to global context
|
11 months ago |
|
sys_reg_trace
|
461c0a5d92
refactor(cm): move EL3 registers to global context
|
11 months ago |
|
trbe
|
ece8f7d734
refactor(cm): set MDCR_EL3/CPTR_EL3 bits in respective feat_init_el3() only
|
1 year ago |
|
trf
|
99506face1
fix(cm): set MDCR_EL3.{NSPBE, STE} explicitly
|
1 year ago |
Sona Mathew
aaaf2cc313
refactor(cpufeat): add macro to simplify is_feat_xx_present