1234567891011121314151617181920212223242526272829303132333435363738 |
- /*
- * Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
- *
- * SPDX-License-Identifier: BSD-3-Clause
- */
- #ifndef __ROCKCHIP_PLAT_LD_S__
- #define __ROCKCHIP_PLAT_LD_S__
- MEMORY {
- PMUSRAM (rwx): ORIGIN = PMUSRAM_BASE, LENGTH = PMUSRAM_RSIZE
- }
- SECTIONS
- {
- . = PMUSRAM_BASE;
- /*
- * pmu_cpuson_entrypoint request address
- * align 64K when resume, so put it in the
- * start of pmusram
- */
- .pmusram : {
- ASSERT(. == ALIGN(64 * 1024),
- ".pmusram.entry request 64K aligned.");
- KEEP(*(.pmusram.entry))
- __bl31_pmusram_text_start = .;
- *(.pmusram.text)
- *(.pmusram.rodata)
- __bl31_pmusram_text_end = .;
- __bl31_pmusram_data_start = .;
- *(.pmusram.data)
- __bl31_pmusram_data_end = .;
- } >PMUSRAM
- }
- #endif /* __ROCKCHIP_PLAT_LD_S__ */
|