dsdt.asl 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624
  1. /*++
  2. Copyright (c) 2015 Minoca Corp. All Rights Reserved.
  3. Module Name:
  4. dsdt.dsl
  5. Abstract:
  6. This module implements the ACPI Differentiated System Descriptor Table
  7. (DSDT) for the Texas Instruments PandaBoard.
  8. Author:
  9. Evan Green 10-Jul-2015
  10. Environment:
  11. Firmware
  12. --*/
  13. //
  14. // --------------------------------------------------------------------- Tables
  15. //
  16. DefinitionBlock (
  17. "dsdt.aml",
  18. "DSDT",
  19. 0x01,
  20. "Minoca",
  21. "Minoca ",
  22. 0x1
  23. )
  24. {
  25. Scope(\_SB) {
  26. Device(DWC0) {
  27. Name(_HID, EISAID("DWC0000"))
  28. Name(_UID, 0)
  29. //
  30. // Define the operation region to access the DWC configuration
  31. // space.
  32. //
  33. OperationRegion(DWCR, SystemMemory, 0xFF580000, 0x104)
  34. Field(DWCR, DWordAcc, NoLock, Preserve) {
  35. Offset(0x8),
  36. SKP1, 1,
  37. AHBB, 3,
  38. AHBW, 1,
  39. Offset(0xC),
  40. SKP2, 8,
  41. USRP, 1,
  42. UHNP, 1,
  43. Offset(0x24),
  44. RXFS, 16,
  45. Offset(0x28),
  46. NPFO, 16,
  47. NPFS, 16,
  48. Offset(0x100),
  49. PDFO, 16,
  50. PDFS, 16,
  51. }
  52. //
  53. // Set the AHB configuration register to have a burst length of 16,
  54. // the receive FIFO to 516 bytes, the non-periodic transmit FIFO to
  55. // 128 bytes, and the periodic transmit FIFO to 256 bytes. The
  56. // Veyron's DWC USB controller allows dynamic FIFO sizes and the
  57. // maximum FIFO depth is greater than the total FIFO sizes
  58. // programmed here. Despite the Hardware 2 Configuration register's
  59. // claims that this device supports SRP and HNP, it does not. Also
  60. // clear those bits in the USB configuration register.
  61. //
  62. Method(_INI, 0) {
  63. Store(0x204, RXFS)
  64. Store(0x204, NPFO)
  65. Store(0x80, NPFS)
  66. Store(0x288, PDFO)
  67. Store(0x100, PDFS)
  68. Store(0x0, USRP)
  69. Store(0x0, UHNP)
  70. Store(0x7, AHBB)
  71. Store(0x0, AHBW)
  72. }
  73. Method (_STA, 0, NotSerialized) {
  74. Return(0x0F)
  75. }
  76. Name(_CRS, ResourceTemplate() {
  77. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  78. NonCacheable, ReadWrite,
  79. 0x00000000,
  80. 0xFF580000,
  81. 0xFF590FFF,
  82. 0x00000000,
  83. 0x00011000
  84. )
  85. Interrupt(, Level, ActiveHigh,) { 55 }
  86. })
  87. }
  88. Device(DWC1) {
  89. Name(_HID, EISAID("DWC0000"))
  90. Name(_UID, 0)
  91. //
  92. // Define the operation region to access the DWC configuration
  93. // space.
  94. //
  95. OperationRegion(DWCR, SystemMemory, 0xFF540000, 0x104)
  96. Field(DWCR, DWordAcc, NoLock, Preserve) {
  97. Offset(0x8),
  98. SKP1, 1,
  99. AHBB, 3,
  100. AHBW, 1,
  101. Offset(0xC),
  102. SKP2, 8,
  103. USRP, 1,
  104. UHNP, 1,
  105. Offset(0x24),
  106. RXFS, 16,
  107. Offset(0x28),
  108. NPFO, 16,
  109. NPFS, 16,
  110. Offset(0x100),
  111. PDFO, 16,
  112. PDFS, 16,
  113. }
  114. //
  115. // Set the AHB configuration register to have a burst length of 16,
  116. // the receive FIFO to 516 bytes, the non-periodic transmit FIFO to
  117. // 128 bytes, and the periodic transmit FIFO to 256 bytes. The
  118. // Veyron's DWC USB controller allows dynamic FIFO sizes and the
  119. // maximum FIFO depth is greater than the total FIFO sizes
  120. // programmed here. This controller accurately describes its mode.
  121. // The USB configuration register does not need modifications.
  122. //
  123. Method(_INI, 0) {
  124. Store(0x204, RXFS)
  125. Store(0x204, NPFO)
  126. Store(0x80, NPFS)
  127. Store(0x288, PDFO)
  128. Store(0x100, PDFS)
  129. Store(0x7, AHBB)
  130. Store(0x0, AHBW)
  131. }
  132. Method (_STA, 0, NotSerialized) {
  133. Return(0x0F)
  134. }
  135. Name(_CRS, ResourceTemplate() {
  136. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  137. NonCacheable, ReadWrite,
  138. 0x00000000,
  139. 0xFF540000,
  140. 0xFF550FFF,
  141. 0x00000000,
  142. 0x00011000
  143. )
  144. Interrupt(, Level, ActiveHigh,) { 57 }
  145. })
  146. }
  147. Device(GPI0) {
  148. Name(_HID, "RKC0002")
  149. Name(_UID, 0)
  150. Method(_STA, 0, NotSerialized) {
  151. Return(0x0F)
  152. }
  153. Name(_CRS, ResourceTemplate() {
  154. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  155. NonCacheable, ReadWrite,
  156. 0x00000000,
  157. 0xFF750000,
  158. 0xFF750FFF,
  159. 0x00000000,
  160. 0x00001000)
  161. Interrupt(, Level, ActiveHigh,) {113}
  162. })
  163. }
  164. Device(GPI1) {
  165. Name(_HID, "RKC0002")
  166. Name(_UID, 0)
  167. Method(_STA, 0, NotSerialized) {
  168. Return(0x0F)
  169. }
  170. Name(_CRS, ResourceTemplate() {
  171. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  172. NonCacheable, ReadWrite,
  173. 0x00000000,
  174. 0xFF780000,
  175. 0xFF780FFF,
  176. 0x00000000,
  177. 0x00001000)
  178. Interrupt(, Level, ActiveHigh,) {114}
  179. })
  180. }
  181. Device(GPI2) {
  182. Name(_HID, "RKC0002")
  183. Name(_UID, 0)
  184. Method(_STA, 0, NotSerialized) {
  185. Return(0x0F)
  186. }
  187. Name(_CRS, ResourceTemplate() {
  188. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  189. NonCacheable, ReadWrite,
  190. 0x00000000,
  191. 0xFF790000,
  192. 0xFF790FFF,
  193. 0x00000000,
  194. 0x00001000)
  195. Interrupt(, Level, ActiveHigh,) {115}
  196. })
  197. }
  198. Device(GPI3) {
  199. Name(_HID, "RKC0002")
  200. Name(_UID, 0)
  201. Method(_STA, 0, NotSerialized) {
  202. Return(0x0F)
  203. }
  204. Name(_CRS, ResourceTemplate() {
  205. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  206. NonCacheable, ReadWrite,
  207. 0x00000000,
  208. 0xFF7A0000,
  209. 0xFF7A0FFF,
  210. 0x00000000,
  211. 0x00001000)
  212. Interrupt(, Level, ActiveHigh,) {116}
  213. })
  214. }
  215. Device(GPI4) {
  216. Name(_HID, "RKC0002")
  217. Name(_UID, 0)
  218. Method(_STA, 0, NotSerialized) {
  219. Return(0x0F)
  220. }
  221. Name(_CRS, ResourceTemplate() {
  222. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  223. NonCacheable, ReadWrite,
  224. 0x00000000,
  225. 0xFF7B0000,
  226. 0xFF7B0FFF,
  227. 0x00000000,
  228. 0x00001000)
  229. Interrupt(, Level, ActiveHigh,) {117}
  230. })
  231. }
  232. Device(GPI5) {
  233. Name(_HID, "RKC0002")
  234. Name(_UID, 0)
  235. Method(_STA, 0, NotSerialized) {
  236. Return(0x0F)
  237. }
  238. Name(_CRS, ResourceTemplate() {
  239. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  240. NonCacheable, ReadWrite,
  241. 0x00000000,
  242. 0xFF7C0000,
  243. 0xFF7C0FFF,
  244. 0x00000000,
  245. 0x00001000)
  246. Interrupt(, Level, ActiveHigh,) {118}
  247. })
  248. }
  249. Device(GPI6) {
  250. Name(_HID, "RKC0002")
  251. Name(_UID, 0)
  252. Method(_STA, 0, NotSerialized) {
  253. Return(0x0F)
  254. }
  255. Name(_CRS, ResourceTemplate() {
  256. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  257. NonCacheable, ReadWrite,
  258. 0x00000000,
  259. 0xFF7D0000,
  260. 0xFF7D0FFF,
  261. 0x00000000,
  262. 0x00001000)
  263. Interrupt(, Level, ActiveHigh,) {119}
  264. })
  265. }
  266. Device(GPI7) {
  267. Name(_HID, "RKC0002")
  268. Name(_UID, 0)
  269. Method(_STA, 0, NotSerialized) {
  270. Return(0x0F)
  271. }
  272. Name(_CRS, ResourceTemplate() {
  273. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  274. NonCacheable, ReadWrite,
  275. 0x00000000,
  276. 0xFF7E0000,
  277. 0xFF7E0FFF,
  278. 0x00000000,
  279. 0x00001000)
  280. Interrupt(, Level, ActiveHigh,) {120}
  281. })
  282. }
  283. Device(GPI8) {
  284. Name(_HID, "RKC0002")
  285. Name(_UID, 0)
  286. Method(_STA, 0, NotSerialized) {
  287. Return(0x0F)
  288. }
  289. Name(_CRS, ResourceTemplate() {
  290. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  291. NonCacheable, ReadWrite,
  292. 0x00000000,
  293. 0xFF7F0000,
  294. 0xFF7F0FFF,
  295. 0x00000000,
  296. 0x00001000)
  297. Interrupt(, Level, ActiveHigh,) {121}
  298. })
  299. }
  300. Device(SPI0) {
  301. Name(_HID, "RKC0001")
  302. Name(_UID, 0)
  303. Method(_STA, 0, NotSerialized) {
  304. Return(0x0F)
  305. }
  306. Name(_CRS, ResourceTemplate() {
  307. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  308. NonCacheable, ReadWrite,
  309. 0x00000000,
  310. 0xFF110000,
  311. 0xFF110FFF,
  312. 0x00000000,
  313. 0x00001000)
  314. Interrupt(, Level, ActiveHigh,) {76}
  315. })
  316. }
  317. Device(I2C0) {
  318. Name(_HID, "RKC0003")
  319. Name(_UID, 0)
  320. Method(_STA, 0, NotSerialized) {
  321. Return(0x0F)
  322. }
  323. Name(_CRS, ResourceTemplate() {
  324. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  325. NonCacheable, ReadWrite,
  326. 0x00000000,
  327. 0xFF650000,
  328. 0xFF650FFF,
  329. 0x00000000,
  330. 0x00001000)
  331. Interrupt(, Level, ActiveHigh,) {92}
  332. })
  333. }
  334. Device(I2C1) {
  335. Name(_HID, "RKC0003")
  336. Name(_UID, 0)
  337. Method(_STA, 0, NotSerialized) {
  338. Return(0x0F)
  339. }
  340. Name(_CRS, ResourceTemplate() {
  341. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  342. NonCacheable, ReadWrite,
  343. 0x00000000,
  344. 0xFF140000,
  345. 0xFF140FFF,
  346. 0x00000000,
  347. 0x00001000)
  348. Interrupt(, Level, ActiveHigh,) {94}
  349. })
  350. }
  351. Device(I2C2) {
  352. Name(_HID, "RKC0003")
  353. Name(_UID, 0)
  354. Method(_STA, 0, NotSerialized) {
  355. Return(0x0F)
  356. }
  357. Name(_CRS, ResourceTemplate() {
  358. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  359. NonCacheable, ReadWrite,
  360. 0x00000000,
  361. 0xFF660000,
  362. 0xFF660FFF,
  363. 0x00000000,
  364. 0x00001000)
  365. Interrupt(, Level, ActiveHigh,) {93}
  366. })
  367. }
  368. Device(I2C3) {
  369. Name(_HID, "RKC0003")
  370. Name(_UID, 0)
  371. Method(_STA, 0, NotSerialized) {
  372. Return(0x0F)
  373. }
  374. Name(_CRS, ResourceTemplate() {
  375. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  376. NonCacheable, ReadWrite,
  377. 0x00000000,
  378. 0xFF150000,
  379. 0xFF150FFF,
  380. 0x00000000,
  381. 0x00001000)
  382. Interrupt(, Level, ActiveHigh,) {95}
  383. })
  384. }
  385. Device(I2C4) {
  386. Name(_HID, "RKC0003")
  387. Name(_UID, 0)
  388. Method(_STA, 0, NotSerialized) {
  389. Return(0x0F)
  390. }
  391. Name(_CRS, ResourceTemplate() {
  392. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  393. NonCacheable, ReadWrite,
  394. 0x00000000,
  395. 0xFF160000,
  396. 0xFF160FFF,
  397. 0x00000000,
  398. 0x00001000)
  399. Interrupt(, Level, ActiveHigh,) {96}
  400. })
  401. }
  402. Device(I2C5) {
  403. Name(_HID, "RKC0003")
  404. Name(_UID, 0)
  405. Method(_STA, 0, NotSerialized) {
  406. Return(0x0F)
  407. }
  408. Name(_CRS, ResourceTemplate() {
  409. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  410. NonCacheable, ReadWrite,
  411. 0x00000000,
  412. 0xFF170000,
  413. 0xFF170FFF,
  414. 0x00000000,
  415. 0x00001000)
  416. Interrupt(, Level, ActiveHigh,) {97}
  417. })
  418. }
  419. }
  420. Scope(\_SB.SPI0) {
  421. Device(GOEC) {
  422. Name(_HID, "GOO0001")
  423. Name(_UID, 0)
  424. Method(_STA, 0, NotSerialized) {
  425. Return(0x0F)
  426. }
  427. Name(_CRS, ResourceTemplate() {
  428. SPISerialBus(0x1, , , 8, , 3000000, ClockPolarityLow,
  429. ClockPhaseFirst, "\\_SB_SPI0", , ,)
  430. GpioInt(Level, ActiveLow, Shared, PullUp, ,
  431. "\\_SB_GPI7") {7}
  432. })
  433. }
  434. }
  435. Scope(\_SB.I2C0) {
  436. Device(PMIC) {
  437. Name(_HID, "RKC0808")
  438. Name(_UID, 0)
  439. Method(_STA, 0, NotSerialized) {
  440. Return(0x0F)
  441. }
  442. Name(_CRS, ResourceTemplate() {
  443. I2CSerialBus(0x1B, ControllerInitiated, 400000,
  444. AddressingMode7Bit, "\\_SB_I2C0", , , , )
  445. GpioInt(Level, ActiveLow, Shared, PullUp, ,
  446. "\\_SB_GPI0") {4}
  447. })
  448. }
  449. }
  450. //
  451. // Define SD and eMMC under the PMIC since it's needed to provide 1.8V
  452. // switching.
  453. //
  454. Scope(\_SB.I2C0.PMIC) {
  455. Device(SDMC) {
  456. Name(_HID, "RKC0D40")
  457. Name(_UID, 0)
  458. Method(_STA, 0, NotSerialized) {
  459. Return(0x0F)
  460. }
  461. Name(_CRS, ResourceTemplate() {
  462. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  463. NonCacheable, ReadWrite,
  464. 0x00000000,
  465. 0xFF0C0000,
  466. 0xFF0C0FFF,
  467. 0x00000000,
  468. 0x00001000)
  469. Interrupt(, Level, ActiveHigh,) {64}
  470. GpioInt(Edge, ActiveLow, Exclusive, PullNone, ,
  471. "\\_SB_GPI7") {5}
  472. VendorLong() {
  473. 0x00, // SubType
  474. 0x0C, 0x32, 0x39, 0x94, 0xE5, 0x11, 0xFA, 0xC6, // UUID
  475. 0x0B, 0xBA, 0x12, 0x99, 0x8E, 0xC1, 0x83, 0x04, // UUID
  476. 0x80, 0xB8, 0x67, 0x23, // FundamentalClock (594MHz)
  477. 0x05, 0x00, 0x00, 0x00, // LDO
  478. 0x00, 0x00, 0x76, 0xFF, // CRU
  479. 0x8C, 0x00, // Clock Select Offset
  480. 0x00, 0x00, // Clock Select shift
  481. 0x00, 0x02, 0x00, 0x00, // Control Offset
  482. }
  483. })
  484. }
  485. Device(EMMC) {
  486. Name(_HID, "RKC0D40")
  487. Name(_UID, 0)
  488. Method(_STA, 0, NotSerialized) {
  489. Return(0x0F)
  490. }
  491. Name(_CRS, ResourceTemplate() {
  492. DWordMemory(ResourceConsumer, PosDecode, MinFixed, MaxFixed,
  493. NonCacheable, ReadWrite,
  494. 0x00000000,
  495. 0xFF0F0000,
  496. 0xFF0F0FFF,
  497. 0x00000000,
  498. 0x00001000)
  499. Interrupt(, Level, ActiveHigh,) {67}
  500. VendorLong() {
  501. 0x00, // SubType
  502. 0x0C, 0x32, 0x39, 0x94, 0xE5, 0x11, 0xFA, 0xC6, // UUID
  503. 0x0B, 0xBA, 0x12, 0x99, 0x8E, 0xC1, 0x83, 0x04, // UUID
  504. 0x80, 0xB8, 0x67, 0x23, // FundamentalClock (594MHz)
  505. 0x00, 0x00, 0x00, 0x00, // LDO
  506. 0x00, 0x00, 0x76, 0xFF, // CRU
  507. 0x90, 0x00, // Clock Select Offset
  508. 0x08, 0x00, // Clock Select shift
  509. 0x18, 0x02, 0x00, 0x00 // Control Offset
  510. }
  511. })
  512. }
  513. }
  514. Name(\_S3, Package (0x04) {
  515. 0x01,
  516. 0x01,
  517. Zero,
  518. Zero
  519. })
  520. Name(\_S4, Package (0x04) {
  521. Zero,
  522. Zero,
  523. Zero,
  524. Zero
  525. })
  526. Name(\_S5, Package (0x04) {
  527. Zero,
  528. Zero,
  529. Zero,
  530. Zero
  531. })
  532. }