123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299 |
- /*
- * Time.
- *
- * HZ should divide 1000 evenly, ideally.
- * 100, 125, 200, 250 and 333 are okay.
- */
- #define HZ 100 /* clock frequency */
- #define MS2HZ (1000/HZ) /* millisec per clock tick */
- #define TK2SEC(t) ((t)/HZ) /* ticks to seconds */
- /*
- * More accurate time
- */
- #define MS2TMR(t) ((ulong)(((uvlong)(t) * m->cpuhz)/1000))
- #define US2TMR(t) ((ulong)(((uvlong)(t) * m->cpuhz)/1000000))
- /*
- * we ignore the first 2 uarts on the omap3530 (see uarti8250.c) and use the
- * third one but call it 0.
- */
- #define CONSOLE 0
- typedef struct Conf Conf;
- typedef struct Confmem Confmem;
- typedef struct FPsave FPsave;
- typedef struct ISAConf ISAConf;
- typedef struct Label Label;
- typedef struct Lock Lock;
- typedef struct Memcache Memcache;
- typedef struct MMMU MMMU;
- typedef struct Mach Mach;
- typedef u32int Mreg; /* Msr - bloody UART */
- typedef struct Notsave Notsave;
- typedef struct Page Page;
- typedef struct PhysUart PhysUart;
- typedef struct PMMU PMMU;
- typedef struct Proc Proc;
- typedef u32int PTE;
- typedef struct Uart Uart;
- typedef struct Ureg Ureg;
- typedef uvlong Tval;
- #pragma incomplete Ureg
- #define MAXSYSARG 5 /* for mount(fd, mpt, flag, arg, srv) */
- /*
- * parameters for sysproc.c
- */
- #define AOUT_MAGIC (E_MAGIC)
- struct Lock
- {
- ulong key;
- u32int sr;
- uintptr pc;
- Proc* p;
- Mach* m;
- int isilock;
- };
- struct Label
- {
- uintptr sp;
- uintptr pc;
- };
- /*
- * emulated floating point
- */
- struct FPsave
- {
- ulong status;
- ulong control;
- ulong regs[8][3];
- int fpstate;
- };
- /*
- * FPsave.status
- */
- enum
- {
- FPinit,
- FPactive,
- FPinactive,
- };
- struct Confmem
- {
- uintptr base;
- usize npage;
- uintptr limit;
- uintptr kbase;
- uintptr klimit;
- };
- struct Conf
- {
- ulong nmach; /* processors */
- ulong nproc; /* processes */
- Confmem mem[1]; /* physical memory */
- ulong npage; /* total physical pages of memory */
- usize upages; /* user page pool */
- ulong copymode; /* 0 is copy on write, 1 is copy on reference */
- ulong ialloc; /* max interrupt time allocation in bytes */
- ulong pipeqsize; /* size in bytes of pipe queues */
- ulong nimage; /* number of page cache image headers */
- ulong nswap; /* number of swap pages */
- int nswppo; /* max # of pageouts per segment pass */
- ulong hz; /* processor cycle freq */
- ulong mhz;
- int monitor; /* flag */
- };
- /*
- * things saved in the Proc structure during a notify
- */
- struct Notsave {
- int emptiness;
- };
- /*
- * MMU stuff in Mach.
- */
- struct MMMU
- {
- PTE* mmul1; /* l1 for this processor */
- int mmul1lo;
- int mmul1hi;
- int mmupid;
- };
- /*
- * MMU stuff in proc
- */
- #define NCOLOR 1 /* 1 level cache, don't worry about VCE's */
- struct PMMU
- {
- Page* mmul2;
- Page* mmul2cache; /* free mmu pages */
- };
- #include "../port/portdat.h"
- struct Mach
- {
- int machno; /* physical id of processor */
- uintptr splpc; /* pc of last caller to splhi */
- Proc* proc; /* current process */
- MMMU;
- int flushmmu; /* flush current proc mmu state */
- ulong ticks; /* of the clock since boot time */
- Label sched; /* scheduler wakeup */
- Lock alarmlock; /* access to alarm list */
- void* alarm; /* alarms bound to this clock */
- int inclockintr;
- Proc* readied; /* for runproc */
- ulong schedticks; /* next forced context switch */
- int cputype;
- ulong delayloop;
- /* stats */
- int tlbfault;
- int tlbpurge;
- int pfault;
- int cs;
- int syscall;
- int load;
- int intr;
- uvlong fastclock; /* last sampled value */
- uvlong inidle; /* time spent in idlehands() */
- ulong spuriousintr;
- int lastintr;
- int ilockdepth;
- Perf perf; /* performance counters */
- int cpumhz;
- uvlong cpuhz; /* speed of cpu */
- uvlong cyclefreq; /* Frequency of user readable cycle counter */
- /* save areas for exceptions, hold R0-R4 */
- u32int sfiq[5];
- u32int sirq[5];
- u32int sund[5];
- u32int sabt[5];
- u32int smon[5]; /* probably not needed */
- u32int ssys[5];
- int stack[1];
- };
- /*
- * Fake kmap.
- */
- typedef void KMap;
- #define VA(k) ((uintptr)(k))
- #define kmap(p) (KMap*)((p)->pa|kseg0)
- #define kunmap(k)
- struct
- {
- Lock;
- int machs; /* bitmap of active CPUs */
- int exiting; /* shutdown */
- int ispanic; /* shutdown in response to a panic */
- }active;
- extern register Mach* m; /* R10 */
- extern register Proc* up; /* R9 */
- extern uintptr kseg0;
- extern Mach* machaddr[MAXMACH];
- extern ulong memsize;
- extern int normalprint;
- /*
- * a parsed plan9.ini line
- */
- #define NISAOPT 8
- struct ISAConf {
- char *type;
- ulong port;
- int irq;
- ulong dma;
- ulong mem;
- ulong size;
- ulong freq;
- int nopt;
- char *opt[NISAOPT];
- };
- #define MACHP(n) (machaddr[n])
- /*
- * Horrid. But the alternative is 'defined'.
- */
- #ifdef _DBGC_
- #define DBGFLG (dbgflg[_DBGC_])
- #else
- #define DBGFLG (0)
- #endif /* _DBGC_ */
- int vflag;
- extern char dbgflg[256];
- #define dbgprint print /* for now */
- /*
- * hardware info about a device
- */
- typedef struct {
- ulong port;
- int size;
- } Devport;
- struct DevConf
- {
- ulong intnum; /* interrupt number */
- char *type; /* card type, malloced */
- int nports; /* Number of ports */
- Devport *ports; /* The ports themselves */
- };
- enum {
- Dcache,
- Icache,
- Unified,
- };
- /* characteristics of a given cache level */
- struct Memcache {
- uint level; /* 1 is nearest processor, 2 further away */
- uint l1ip; /* l1 I policy */
- uint nways; /* associativity */
- uint nsets;
- uint linelen; /* bytes per cache line */
- uint setsways;
- uint log2linelen;
- uint waysh; /* shifts for set/way register */
- uint setsh;
- };
- enum Dmamode {
- Const,
- Postincr,
- Index,
- Index2,
- };
|