RISCI_ATOM
/
harvey
镜像来自 https://github.com/Harvey-OS/harvey.git


			
							123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490
							<html>


<title>
-
</title>
<body BGCOLOR="#FFFFFF" TEXT="#000000" LINK="#0000FF" VLINK="#330088" ALINK="#FF0044">
<H1>Using SPIN
</H1>
<DL><DD><I>Gerard J. Holzmann<br>
gerard@plan9.bell-labs.com<br>
</I></DL>
<DL><DD><H4>ABSTRACT</H4>
SPIN can be used for proving or disproving logical properties
of concurrent systems.
To render the proofs, a concurrent system is first
modeled in a formal specification language called PROMELA.
The language allows one to specify the behaviors
of asynchronously executing
processes that may interact through synchronous
or asynchronous message passing, or through direct
access to shared variables.
<br>&#32;<br>
System models specified in this way can be verified
for both safety and liveness properties. The specification
of general properties in linear time temporal logic is
also supported.
<br>&#32;<br>
The first part of this manual
discusses the basic features of the specification language PROMELA.
The second part describes the verifier SPIN.
</DL>
<H4>1 The Language PROMELA
</H4>
<br>&#32;<br>
PROMELA is short for Protocol Meta Language [Ho91].
PROMELA is a <I>modeling</I> language, not a programming language.
A formal model differs in two essential ways from an implementation.
First, a model is meant to be an abstraction of a design
that contains only those aspects of the design that are
directly relevant to the properties one is interested in proving.
Second, a formal model must contain things that are typically not part
of an implementation, such as worst-case assumptions about
the behavior of the environment that may interact with the
system being studied, and a formal statement of relevant correctness
properties. It is possible to mechanically extract abstract models
from implementation level code, as discussed, for instance in [HS99].
<br>&#32;<br>
Verification with SPIN is often performed in a series of steps,
with the construction of increasingly detailed models.
Each model can be verified under different types of
assumptions about the environment and for different
types of correctness properties.
If a property is not valid for the given assumptions about
system behavior, the verifier can produce a counter-example
that demonstrates how the property may be violated.
If a property is valid, it may be possible to simplify the
model based on that fact, and prove still other properties.
<br>&#32;<br>
Section 1.1 covers the basic building blocks of the language.
Section 1.2 introduces the control flow structures.
Section 1.3 explains how correctness properties are specified.
Section 1.4 concludes the first part with a discussion of
special predefined variables and functions that can be used to
express some correctness properties.
<br>&#32;<br>
Up to date manual pages for SPIN can always be found online at:
http://cm.bell-labs.com/cm/cs/what/spin/Man/
<H4>1.1 Basics
</H4>
<br>&#32;<br>
A PROMELA model can contain three different types of objects:
<DL>
<DT><DT>&#32;<DD>
<DL><DD>
* Processes (section 1.1.1),
<br>
* Variables (section 1.1.2),
<br>
* Message channels (section 1.1.3).
</DL>
</dl>
<br>&#32;<br>
All processes are global objects.
For obvious reasons, a PROMELA model must contain at least one
process to be meaningful.
Since SPIN is specifically meant to prove properties of
concurrent systems, a model typically contains more than
one process.
<br>&#32;<br>
Message channels and variables, the two basic types of data objects,
can be declared with either a global scope or a local scope.
A data object with global scope can be referred to by all processes.
A data object with a local scope can be referred to by just a
single process: the process that declares and instantiates the object.
As usual, all objects must be declared in the specification
before they are referenced.
<H4>1.1.1 Processes
</H4>
<br>&#32;<br>
Here is a simple process that does nothing except print
a line of text:
<DL><DT><DD><TT><PRE>
init {
	printf("it works\n")
}
</PRE></TT></DL>
There are a few things to note.
<TT>Init</TT>
is a predefined keyword from the language.
It can be used to declare and instantiate
a single initial process in the model.
(It is comparable to the
<TT>main</TT>
procedure of a C program.)
The
<TT>init</TT>
process does not take arguments, but it can
start up (instantiate) other processes that do.
<TT>Printf</TT>
is one of a few built-in procedures in the language.
It behaves the same as the C version.
Note, finally, that no semicolon follows the single
<TT>printf</TT>
statement in the above example.
In PROMELA, semicolons are used as statement separators,
not statement terminators.  (The SPIN parser, however, is
lenient on this issue.)
<br>&#32;<br>
Any process can start new processes by using another
built-in procedure called
<TT>run</TT>.
For example,
<DL><DT><DD><TT><PRE>
proctype you_run(byte x)
{
	printf("my x is: %d\n", x)
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
init {
	run you_run(1);
	run you_run(2)
}
</PRE></TT></DL>
The word
<TT>proctype</TT>
is again a keyword that introduces the declaration
of a new type of process.
In this case, we have named that type
<TT>you_run</TT>
and declared that all instantiations of processes
of this type will take one argument:  a data object
of type
<TT>byte</TT>,
that can be referred to within this process by the name
<TT>x</TT>.
Instances of a
<TT>proctype</TT>
can be created with the predefined procedure
<TT>run</TT>,
as shown in the example.
When the
<TT>run</TT>
statement completes, a copy of the process
has been started, and all its arguments have been
initialized with the arguments provided.
The process may, but need not, have performed
any statement executions at this point.
It is now part of the concurrent system,
and its execution can be interleaved arbitrarily with
those of the other, already executing processes.
(More about the semantics of execution follows shortly.)
<br>&#32;<br>
In many cases, we are only interested in creating a
single instance of each process type that is declared,
and the processes require no arguments.
We can define this by prefixing the keyword
<TT>proctype</TT>
from the process declaration with another keyword:
<TT>active</TT>.
Instances of all active proctypes are created when the
system itself is initialized.
We could, for instance, have avoided the use of
<TT>init</TT>
by declaring the corresponding process in the last example
as follows:
<DL><DT><DD><TT><PRE>
active proctype main() {
	run you_run(1);
	run you_run(2)
}
</PRE></TT></DL>
Note that there are no parameters to instantiate in this
case.  Had they been declared, they would default to a
zero value, just like all other data objects
that are not explicitly instantiated.
<br>&#32;<br>
Multiple copies of a process type can also be created in
this way.  For example:
<DL><DT><DD><TT><PRE>
active [4] proctype try_me() {
	printf("hi, i am process %d\n", _pid)
}
</PRE></TT></DL>
creates four processes.
A predefined variable
<TT>_pid</TT>
is assigned to each running process, and holds
its unique process instantiation number.
In some cases, this number is needed when a reference
has to be made to a specific process.
<br>&#32;<br>
Summarizing:  process behavior is declared in
<TT>proctype</TT>
definitions, and it is instantiated with either
<TT>run</TT>
statements or with the prefix
<TT>active</TT>.
Within a proctype declaration, statements are separated
(not terminated) by semicolons.
As we shall see in examples that follow, instead of the
semicolon, one can also use the alternative separator
<TT>-></TT>
(arrow), wherever that may help to clarify the structure
of a PROMELA model.
<H4>Semantics of Execution
</H4>
<br>&#32;<br>
In PROMELA there is no difference between a condition or
expression and a statement.
Fundamental to the semantics of the language is the
notion of the <I>executability</I> of statements.
Statements are either executable or blocked.
Executability is the basic means of enforcing
synchronization between the processes in a distributed system.
A process can wait for an event to happen by waiting
for a statement to become executable.
For instance, instead of writing a busy wait loop:
<DL><DT><DD><TT><PRE>
while (a != b)	/* not valid Promela syntax */
	skip;	/* wait for a==b */
...
</PRE></TT></DL>
we achieve the same effect in PROMELA with the statement
<DL><DT><DD><TT><PRE>
(a == b);
...
</PRE></TT></DL>
Often we indicate that the continuation of an execution
is conditional on the truth of some expression by using
the alternate statement separator:
<DL><DT><DD><TT><PRE>
(a == b) -&#62; ...
</PRE></TT></DL>
Assignments and
<TT>printf</TT>
statements are always executable in PROMELA.
A condition, however, can only be executed (passed) when it holds.
If the condition does not hold, execution blocks until it does.
There are similar rules for determining the executability
of all other primitive and compound statements in the
language.
The semantics of each statement is defined in terms of
rules for executability and effect.
The rules for executability set a precondition on the state
of the system in which a statement can be executed.
The effect defines how a statement will alter a
system state when executed.
<br>&#32;<br>
PROMELA assumes that all individual statements are executed
atomically: that is, they model the smallest meaningful entities
of execution in the system being studied.
This means that PROMELA defines the standard asynchronous interleaving
model of execution, where a supposed scheduler is free at
each point in the execution to select any one of the processes
to proceed by executing a single primitive statement.
Synchronization constraints can be used to influence the
interleaving patterns.  It is the purpose of a concurrent system's
design to constrain those patterns in such a way that no
correctness requirements can be violated, and all service
requirements are met.  It is the purpose of the verifier
either to find counter-examples to a designer's claim that this
goal has been met, or to demonstrate that the claim is indeed valid.
<H4>1.1.2 Variables
</H4>
<br>&#32;<br>
The table summarizes the five basic data types used in PROMELA.
<TT>Bit</TT>
and
<TT>bool</TT>
are synonyms for a single bit of information.
The first three types can store only unsigned quantities.
The last two can hold either positive or negative values.
The precise value ranges of variables of types
<TT>short</TT>
and
<TT>int</TT>
is implementation dependent, and corresponds
to those of the same types in C programs
that are compiled for the same hardware.
The values given in the table are most common.
<br><img src="-.22361.gif"><br>
<br>&#32;<br>
The following example program declares a array of
two elements of type
<TT>bool</TT>
and a scalar variable
<TT>turn</TT>
of the same type.
Note that the example relies on the fact that
<TT>_pid</TT>
is either 0 or 1 here.
<DL><DT><DD><TT><PRE>
/*
 * Peterson's algorithm for enforcing
 * mutual exclusion between two processes
 * competing for access to a critical section
 */
bool turn, want[2];

active [2] proctype user()
{
again:
	want[_pid] = 1; turn = _pid;

	/* wait until this condition holds: */
	(want[1 - _pid] == 0 || turn == 1 - _pid);

	/* enter */
critical:	skip;
	/* leave */

	want[_pid] = 0;
	goto again
}
</PRE></TT></DL>
In the above case, all variables are initialized to zero.
The general syntax for declaring and instantiating a
variable, respectively for scalar and array variables, is:
<DL><DT><DD><TT><PRE>
type name = expression;
type name[constant] = expression
</PRE></TT></DL>
In the latter case, all elements of the array are initialized
to the value of the expression.
A missing initializer fields defaults to the value zero.
As usual, multiple variables of the same type can be grouped
behind a single type name, as in:
<DL><DT><DD><TT><PRE>
byte a, b[3], c = 4
</PRE></TT></DL>
In this example, the variable
<TT>c</TT>
is initialized to the value 4; variable
<TT>a</TT>
and the elements of array
<TT>b</TT>
are all initialized to zero.
<br>&#32;<br>
Variables can also be declared as structures.
For example:
<DL><DT><DD><TT><PRE>
typedef Field {
        short f = 3;
        byte  g
};

typedef Msg {
        byte a[3];
        int fld1;
        Field fld2;
        chan p[3];
        bit b
};

Msg foo;
</PRE></TT></DL>
introduces two user-defined data types, the first named
<TT>Field</TT>
and the second named
<TT>Msg</TT>.
A single variable named
<TT>foo</TT>
of type
<TT>Msg</TT>
is declared.
All fields of
<TT>foo</TT>
that are not explicitly initialized (in the example, all fields except
<TT>foo.fld2.f</TT>)
are initialized to zero.
References to the elements of a structure are written as:
<DL><DT><DD><TT><PRE>
foo.a[2] = foo.fld2.f + 12
</PRE></TT></DL>
A variable of a user-defined type can be passed as a single
argument to a new process in
<TT>run</TT>
statements.
For instance,
<DL><DT><DD><TT><PRE>
proctype me(Msg z) {
	z.a[2] = 12
}
init {
	Msg foo;
	run me(foo)
}
</PRE></TT></DL>
<br>&#32;<br>
Note that even though PROMELA supports only one-dimensional arrays,
a two-dimensional array can be created indirectly with user-defined
structures, for instance as follows:
<DL><DT><DD><TT><PRE>
typedef Array {
	byte el[4]
};

Array a[4];
</PRE></TT></DL>
This creates a data structure of 16 elements that can be
referenced, for instance, as
<TT>a[i].el[j]</TT>.
<br>&#32;<br>
As in C, the indices of an array of
<TT>N</TT>
elements range from 0 to
<TT>N-1</TT>.
<H4>Expressions
</H4>
<br>&#32;<br>
Expressions must be side-effect free in PROMELA.
Specifically, this means that an expression cannot
contain assignments, or send and receive operations (see section 1.1.3).
<DL><DT><DD><TT><PRE>
c = c + 1; c = c - 1
</PRE></TT></DL>
and
<DL><DT><DD><TT><PRE>
c++; c--
</PRE></TT></DL>
are assignments in PROMELA, with the same effects.
But, unlike in C,
<DL><DT><DD><TT><PRE>
b = c++
</PRE></TT></DL>
is not a valid assignment, because the right-hand side
operand is not a valid expression in PROMELA (it is not side-effect free).
<br>&#32;<br>
It is also possible to write a side-effect free conditional
expression, with the following syntax:
<DL><DT><DD><TT><PRE>
(expr1 -&#62; expr2 : expr3)
</PRE></TT></DL>
The parentheses around the conditional expression are required to
avoid misinterpretation of the arrow.
The example expression has the value of <TT>expr2</TT> when <TT>expr1</TT>
evaluates to a non-zero value, and the value of <TT>expr3</TT> otherwise.
<br>&#32;<br>
In assignments like
<DL><DT><DD><TT><PRE>
variable = expression
</PRE></TT></DL>
the values of all operands used inside the expression are first cast to
signed integers before the operands are applied.
After the evaluation of the expression completes, the value produced
is cast to the type of the target variable before the assignment takes place.
<H4>1.1.3 Message Channels
</H4>
<br>&#32;<br>
Message channels are used to model the transfer of data
between processes.
They are declared either locally or globally,
for instance as follows:
<DL><DT><DD><TT><PRE>
chan qname = [16] of { short, byte }
</PRE></TT></DL>
The keyword
<TT>chan</TT>
introduces a channel declaration.
In this case, the channel is named
<TT>qname</TT>,
and it is declared to be capable of storing up
to 16 messages.
Each message stored in the channel is declared here to
consist of two fields: one of type
<TT>short</TT>
and one of type
<TT>byte</TT>.
The fields of a message can be any one of the basic types
<TT>bit</TT>,
<TT>bool</TT>,
<TT>byte</TT>,
<TT>short</TT>,
<TT>int</TT>,
and
<TT>chan</TT>,
or any user-defined type.
Message fields cannot be declared as arrays.
<br>&#32;<br>
A message field of type
<TT>chan</TT>
can be used to pass a channel identifier
through a channel from one process to another.
<br>&#32;<br>
The statement
<DL><DT><DD><TT><PRE>
qname!expr1,expr2
</PRE></TT></DL>
sends the values of expressions
<TT>expr1</TT>
and
<TT>expr2</TT>
to the channel that we just created.  It appends
the message field created from the values of the two
expressions (and cast to the appropriate types of the
message fields declared for
<TT>qname</TT>)
to the tail of the message buffer of 16 slots that belongs
to channel
<TT>qname</TT>.
By default the send statement is only executable if the target
channel is non-full.
(This default semantics can be changed in the verifier into
one where the send statement is always executable, but the
message will be lost when an attempt is made to append it to
a full channel.)
<br>&#32;<br>
The statement
<DL><DT><DD><TT><PRE>
qname?var1,var2
</PRE></TT></DL>
retrieves a message from the head of the same buffer,
and stores the two expressions in variables
<TT>var1</TT>
and
<TT>var2</TT>.
<br>&#32;<br>
The receive statement is executable only if the source channel
is non-empty.
<br>&#32;<br>
If more parameters are sent per message than were declared
for the message channel, the redundant parameters are lost.
If fewer parameters are sent than declared,
the value of the remaining parameters is undefined.
Similarly, if the receive operation tries to retrieve more
parameters than available, the value of the extra parameters is
undefined; if it receives fewer than the number of parameters
sent, the extra information is lost.
<br>&#32;<br>
An alternative, and equivalent, notation for the
send and receive operations is to structure the
message fields with parentheses, as follows:
<DL><DT><DD><TT><PRE>
qname!expr1(expr2,expr3)
qname?var1(var2,var3)
</PRE></TT></DL>
In the above case, we assume that
<TT>qname</TT>
was declared to hold messages consisting of three fields.
<P>
Some or all of the arguments of the receive operation
can be given as constants instead of as variables:
<DL><DT><DD><TT><PRE>
qname?cons1,var2,cons2
</PRE></TT></DL>
In this case, an extra condition on the executability of the
receive operation is that the value of all message fields
specified as constants match the value of the corresponding
fields in the message that is to be received.
</P>
<br>&#32;<br>
Here is an example that uses some of the mechanisms introduced
so far.
<DL><DT><DD><TT><PRE>
proctype A(chan q1)
{	chan q2;
	q1?q2;
	q2!123
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
proctype B(chan qforb)
{	int x;
	qforb?x;
	printf("x = %d\n", x)
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
init {
	chan qname = [1] of { chan };
	chan qforb = [1] of { int };
	run A(qname);
	run B(qforb);
	qname!qforb
}
</PRE></TT></DL>
The value printed by the process of type
<TT>B</TT>
will be
<TT>123</TT>.
<br>&#32;<br>
A predefined function
<TT>len(qname)</TT>
returns the number of messages currently
stored in channel
<TT>qname</TT>.
Two shorthands for the most common uses of this
function are
<TT>empty(qname)</TT>
and
<TT>full(qname)</TT>,
with the obvious connotations.
<br>&#32;<br>
Since all expressions must be side-effect free,
it is not valid to say:
<DL><DT><DD><TT><PRE>
(qname?var == 0)
</PRE></TT></DL>
or
<DL><DT><DD><TT><PRE>
(a &#62; b &amp;&amp; qname!123)
</PRE></TT></DL>
We could rewrite the second example (using an atomic sequence,
as explained further in section 1.2.1):
<DL><DT><DD><TT><PRE>
atomic { (a &#62; b &amp;&amp; !full(qname)) -&#62; qname!123 }
</PRE></TT></DL>
The meaning of the first example is ambiguous.  It could mean
that we want the condition to be true if the receive operation
is unexecutable.  In that case, we can rewrite it without
side-effects as:
<DL><DT><DD><TT><PRE>
empty(qname)
</PRE></TT></DL>
It could also mean that we want the condition
to be true when the channel does contain a message with
value zero.
We can specify that as follows:
<DL><DT><DD><TT><PRE>
atomic { qname?[0] -&#62; qname?var }
</PRE></TT></DL>
The first statement of this atomic sequence is
an expression without side-effects that
evaluates to a non-zero value only if the
receive operation
<DL><DT><DD><TT><PRE>
qname?0
</PRE></TT></DL>
would have been executable at that
point (i.e., channel
<TT>qname</TT>
contains at least one message and the oldest
message stored consists of one message field
equal to zero).
Any receive statement can be turned into
a side-effect free expression by placing square
brackets around the list of all message parameters.
The channel contents remain undisturbed by the
evaluation of such expressions.
<br>&#32;<br>
Note carefully, however, that in non-atomic sequences
of two statements such as
<DL><DT><DD><TT><PRE>
!full(qname) -&#62; qname!msgtype
</PRE></TT></DL>
and
<DL><DT><DD><TT><PRE>
qname?[msgtype] -&#62; qname?msgtype
</PRE></TT></DL>
the second statement is not necessarily executable
after the first one has been executed.
There may be race conditions when access to the channels
is shared between several processes.
Another process can send a message to the channel
just after this process determined that it was not full,
or another process can steal away the
message just after our process determined its presence.
<br>&#32;<br>
Two other types of send and receive statements are used
less frequently: sorted send and random receive.
A sorted send operation is written with two, instead of one,
exclamation marks, as follows:
<DL><DT><DD><TT><PRE>
qname!!msg
</PRE></TT></DL>
A sorted send operation will insert a message into the channel's buffer
in numerical order, instead of in FIFO order.
The channel contents are scanned from the first message towards the
last, and the message is inserted immediately before the first message
that follows it in numerical order.
To determine the numerical order, all message fields are
taken into account.
<br>&#32;<br>
The logical counterpart of the sorted send operation
is the random receive.
It is written with two, instead of one, question marks:
<DL><DT><DD><TT><PRE>
qname??msg
</PRE></TT></DL>
A random receive operation is executable if it is executable for <I>any</I>
message that is currently buffered in a message channel (instead of
only for the first message in the channel).
Normal send and receive operations can freely be combined with
sorted send and random receive operations.
<H4>Rendezvous Communication
</H4>
<br>&#32;<br>
So far we have talked about asynchronous communication between processes
via message channels, declared in statements such as
<DL><DT><DD><TT><PRE>
chan qname = [N] of { byte }
</PRE></TT></DL>
where
<TT>N</TT>
is a positive constant that defines the buffer size.
A logical extension is to allow for the declaration
<DL><DT><DD><TT><PRE>
chan port = [0] of { byte }
</PRE></TT></DL>
to define a rendezvous port.
The channel size is zero, that is, the channel
<TT>port</TT>
can pass, but cannot store, messages.
Message interactions via such rendezvous ports are
by definition synchronous.
Consider the following example:
<DL><DT><DD><TT><PRE>
#define msgtype 33

chan name = [0] of { byte, byte };

active proctype A()
{	name!msgtype(124);
	name!msgtype(121)
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
active proctype B()
{	byte state;
	name?msgtype(state)
}
</PRE></TT></DL>
Channel
<TT>name</TT>
is a global rendezvous port.
The two processes will synchronously execute their first statement:
a handshake on message
<TT>msgtype</TT>
and a transfer of the value 124 to local variable
<TT>state</TT>.
The second statement in process
<TT>A</TT>
will be unexecutable,
because there is no matching receive operation in process
<TT>B</TT>.
<br>&#32;<br>
If the channel
<TT>name</TT>
is defined  with a non-zero buffer capacity,
the behavior is different.
If the buffer size is at least 2, the process of type
<TT>A</TT>
can complete its execution, before its peer even starts.
If the buffer size is 1, the sequence of events is as follows.
The process of type
<TT>A</TT>
can complete its first send action, but it blocks on the
second, because the channel is now filled to capacity.
The process of type
<TT>B</TT>
can then retrieve the first message and complete.
At this point
<TT>A</TT>
becomes executable again and completes,
leaving its last message as a residual in the channel.
<br>&#32;<br>
Rendezvous communication is binary: only two processes,
a sender and a receiver, can be synchronized in a
rendezvous handshake.
<br>&#32;<br>
As the example shows, symbolic constants can be defined
with preprocessor macros using
<TT>#define</TT>.
The source text of a PROMELA model is translated by the standard
C preprocessor.
The disadvantage of defining symbolic names in this way is,
however, that the PROMELA parser will only see the expanded text,
and cannot refer to the symbolic names themselves.
To prevent that, PROMELA also supports another way to define
symbolic names, which are preserved in error reports.
For instance, by including the declaration
<DL><DT><DD><TT><PRE>
mtype = { ack, msg, error, data };
</PRE></TT></DL>
at the top of a PROMELA model, the names provided between the
curly braces are equivalent to integers of type
<TT>byte</TT>,
but known by their symbolic names to the SPIN parser and the
verifiers it generates.
The constant values assigned start at 1, and count up.
There can be only one
<TT>mtype</TT>
declaration per model.
<H4>1.2 Control Flow
</H4>
<br>&#32;<br>
So far, we have seen only some of the basic statements
of PROMELA, and the way in which they can be combined to
model process behaviors.
The five types of statements we have mentioned are:
<TT>printf</TT>,
<TT>assignment</TT>,
<TT>condition</TT>,
<TT>send</TT>,
and
<TT>receive</TT>.
<br>&#32;<br>
The pseudo-statement
<TT>skip</TT>
is syntactically and semantically equivalent to the
condition
<TT>(1)</TT>
(i.e., to true), and is in fact quietly replaced with this
expression by the lexical analyzer of SPIN.
<br>&#32;<br>
There are also five types of compound statements.
<DL>
<DT><DT>&#32;<DD>
<DL><DD>
*
Atomic sequences (section 1.2.1),
<br>
*
Deterministic steps (section 1.2.2),
<br>
*
Selections (section 1.2.3),
<br>
*
Repetitions (section 1.2.4),
<br>
*
Escape sequences (section 1.2.5).
</DL>
</dl>
<br>&#32;<br>
<H4>1.2.1 Atomic Sequences
</H4>
<br>&#32;<br>
The simplest compound statement is the
<TT>atomic</TT>
sequence:
<DL><DT><DD><TT><PRE>
atomic {	/* swap the values of a and b */
	tmp = b;
	b = a;
	a = tmp
}
</PRE></TT></DL>
In the example, the values of two variables
<TT>a</TT>
and
<TT>b</TT>
are swapped in a sequence of statement executions
that is defined to be uninterruptable.
That is, in the interleaving of process executions, no
other process can execute statements from the moment that
the first statement of this sequence begins to execute until
the last one has completed.
<br>&#32;<br>
It is often useful to use
<TT>atomic</TT>
sequences to start a series of processes in such a
way that none of them can start executing statements
until all of them have been initialized:
<DL><DT><DD><TT><PRE>
init {
	atomic {
		run A(1,2);
		run B(2,3);
		run C(3,1)
	}
}
</PRE></TT></DL>
<TT>Atomic</TT>
sequences may be non-deterministic.
If any statement inside an
<TT>atomic</TT>
sequence is found to be unexecutable, however,
the atomic chain is broken, and another process can take over
control.
When the blocking statement becomes executable later,
control can non-deterministically return to the process,
and the atomic execution of the sequence resumes as if
it had not been interrupted.
<H4>1.2.2 Deterministic Steps
</H4>
<br>&#32;<br>
Another way to define an indivisible sequence of actions
is to use the
<TT>d_step</TT>
statement.
In the above case, for instance, we could also have written:
<DL><DT><DD><TT><PRE>
d_step {	/* swap the values of a and b */
	tmp = b;
	b = a;
	a = tmp
}
</PRE></TT></DL>
The difference between a
<TT>d_step</TT>
sequence
and an
<TT>atomic</TT>
sequence are:
<DL COMPACT>
<DT>*<DD>
A
<TT>d_step</TT>
sequence must be completely deterministic.
(If non-determinism is nonetheless encountered,
it is always resolved in a fixed and deterministic
way: i.e., the first true guard in selection or
repetition structures is always selected.)
<DT>*<DD>
No
<TT>goto</TT>
jumps into or out of a
<TT>d_step</TT>
sequence are permitted.
<DT>*<DD>
The execution of a
<TT>d_step</TT>
sequence cannot be interrupted when a
blocking statement is encountered.
It is an error if any statement other than
the first one in a
<TT>d_step</TT>
sequence is found to be unexecutable.
<DT>*<DD>
A
<TT>d_step</TT>
sequence is executed as one single statement.
In a way, it is a mechanism for adding new types
of statements to the language.
</dl>
<br>&#32;<br>
None of the items listed above apply to
<TT>atomic</TT>
sequences.
This means that the keyword
<TT>d_step</TT>
can always be replaced with the keyword
<TT>atomic</TT>,
but the reverse is not true.
(The main, perhaps the only, reason for using
<TT>d_step</TT>
sequences is to improve the efficiency of
verifications.)
<H4>1.2.3 Selection Structures
</H4>
<br>&#32;<br>
A more interesting construct is the selection structure.
Using the relative values of two variables
<TT>a</TT>
and
<TT>b</TT>
to choose between two options, for instance, we can write:
<DL><DT><DD><TT><PRE>
if
:: (a != b) -&#62; option1
:: (a == b) -&#62; option2
fi
</PRE></TT></DL>
The selection structure above contains two execution sequences,
each preceded by a double colon.
Only one sequence from the list will be executed.
A sequence can be selected only if its first statement is executable.
The first statement is therefore called a <I>guard</I>.
<br>&#32;<br>
In the above example the guards are mutually exclusive, but they
need not be.
If more than one guard is executable, one of the corresponding sequences
is selected nondeterministically.
If all guards are unexecutable the process will block until at least
one of them can be selected.
There is no restriction on the type of statements that can be used
as a guard: it may include sends or receives, assignments,
<TT>printf</TT>,
<TT>skip</TT>,
etc.
The rules of executability determine in each case what the semantics
of the complete selection structure will be.
The following example, for instance, uses receive statements
as guards in a selection.
<DL><DT><DD><TT><PRE>
mtype = { a, b };

chan ch = [1] of { byte };

active proctype A()
{	ch!a
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
active proctype B()
{	ch!b
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
active proctype C()
{	if
	:: ch?a
	:: ch?b
	fi
}
</PRE></TT></DL>
The example defines three processes and one channel.
The first option in the selection structure of the process
of type
<TT>C</TT>
is executable if the channel contains
a message named
<TT>a</TT>,
where
<TT>a</TT>
is a symbolic constant defined in the
<TT>mtype</TT>
declaration at the start of the program.
The second option is executable if it contains a message
<TT>b</TT>,
where, similarly,
<TT>b</TT>
is a symbolic constant.
Which message will be available depends on the unknown
relative speeds of the processes.
<br>&#32;<br>
A process of the following type will either increment
or decrement the value of variable
<TT>count</TT>
once.
<DL><DT><DD><TT><PRE>
byte count;

active proctype counter()
{
	if
	:: count++
	:: count--
	fi
}
</PRE></TT></DL>
Assignments are always executable, so the choice made
here is truly a non-deterministic one that is independent
of the initial value of the variable (zero in this case).
<H4>1.2.4 Repetition Structures
</H4>
<br>&#32;<br>
We can modify the above program as follows, to obtain
a cyclic program that randomly changes the value of
the variable up or down, by replacing the selection
structure with a repetition.
<DL><DT><DD><TT><PRE>
byte count;

active proctype counter()
{
	do
	:: count++
	:: count--
	:: (count == 0) -&#62; break
	od
}
</PRE></TT></DL>
Only one option can be selected for execution at a time.
After the option completes, the execution of the structure
is repeated.
The normal way to terminate the repetition structure is
with a
<TT>break</TT>
statement.
In the example, the loop can be
broken only when the count reaches zero.
Note, however, that it need not terminate since the other
two options remain executable.
To force termination we could modify the program as follows.
<DL><DT><DD><TT><PRE>
active proctype counter()
{
	do
	:: (count != 0) -&#62;
		if
		:: count++
		:: count--
		fi
	:: (count == 0) -&#62; break
	od
}
</PRE></TT></DL>
A special type of statement that is useful in selection
and repetition structures is the
<TT>else</TT>
statement.
An
<TT>else</TT>
statement becomes executable only if no other statement
within the same process, at the same control-flow point,
is executable.
We could try to use it in two places in the above example:
<DL><DT><DD><TT><PRE>
active proctype counter()
{
	do
	:: (count != 0) -&#62;
		if
		:: count++
		:: count--
		:: else
		fi
	:: else -&#62; break
	od
}
</PRE></TT></DL>
The first
<TT>else</TT>,
inside the nested selection structure, can never become
executable though, and is therefore redundant (both alternative
guards of the selection are assignments, which are always
executable).
The second usage of the
<TT>else</TT>,
however, becomes executable exactly when
<TT>!(count != 0)</TT>
or
<TT>(count == 0)</TT>,
and is therefore equivalent to the latter to break from the loop.
<br>&#32;<br>
There is also an alternative way to exit the do-loop, without
using a
<TT>break</TT>
statement:  the infamous
<TT>goto</TT>.
This is illustrated in the following implementation of
Euclid's algorithm for finding the greatest common divisor
of two non-zero, positive numbers:
<DL><DT><DD><TT><PRE>
proctype Euclid(int x, y)
{
	do
	:: (x &#62;  y) -&#62; x = x - y
	:: (x &#60;  y) -&#62; y = y - x
	:: (x == y) -&#62; goto done
	od;
done:
	skip
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
init { run Euclid(36, 12) }
</PRE></TT></DL>
The
<TT>goto</TT>
in this example jumps to a label named
<TT>done</TT>.
Since a label can only appear before a statement,
we have added the dummy statement
<TT>skip</TT>.
Like a
<TT>skip</TT>,
a
<TT>goto</TT>
statement is always executable and has no other
effect than to change the control-flow point
of the process that executes it.
<br>&#32;<br>
As a final example, consider the following implementation of
a Dijkstra semaphore, which is implemented with the help of
a synchronous channel.
<DL><DT><DD><TT><PRE>
#define p	0
#define v	1

chan sema = [0] of { bit };
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
active proctype Dijkstra()
{	byte count = 1;

	do
	:: (count == 1) -&#62;
		sema!p; count = 0
	:: (count == 0) -&#62;
		sema?v; count = 1
	od	
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
active [3] proctype user()
{	do
	:: sema?p;
	   /* critical section */
	   sema!v;
	   /* non-critical section */
	od
}
</PRE></TT></DL>
The semaphore guarantees that only one of the three user processes
can enter its critical section at a time.
It does not necessarily prevent the monopolization of
the access to the critical section by one of the processes.
<br>&#32;<br>
PROMELA does not have a mechanism for defining functions or
procedures.  Where necessary, though, these may be
modeled with the help of additional processes.
The return value of a function, for instance, can be passed
back to the calling process via global variables or messages.
The following program illustrates this by recursively
calculating the factorial of a number
<TT>n</TT>.
<DL><DT><DD><TT><PRE>
proctype fact(int n; chan p)
{	chan child = [1] of { int };
	int result;

	if
	:: (n &#60;= 1) -&#62; p!1
	:: (n &#62;= 2) -&#62;
		run fact(n-1, child);
		child?result;
		p!n*result
	fi
}
</PRE></TT></DL>
<DL><DT><DD><TT><PRE>
init
{	chan child = [1] of { int };
	int result;

	run fact(7, child);
	child?result;
	printf("result: %d\n", result)
}
</PRE></TT></DL>
Each process creates a private channel and uses it
to communicate with its direct descendant.
There are no input statements in PROMELA.
The reason is that models must always be complete to
allow for logical verifications, and input statements
would leave at least the source of some information unspecified.
A way to read input
would presuppose a source of information that is not
part of the model.
<br>&#32;<br>
We have already discussed a few special types of statement:
<TT>skip</TT>,
<TT>break</TT>,
and
<TT>else</TT>.
Another statement in this class is the
<TT>timeout</TT>.
The
<TT>timeout</TT>
is comparable to a system level
<TT>else</TT>
statement: it becomes executable if and only if no other
statement in any of the processes is executable.
<TT>Timeout</TT>
is a modeling feature that provides for an escape from a
potential deadlock state.
The
<TT>timeout</TT>
takes no parameters, because the types of properties we
would like to prove for PROMELA models must be proven independent
of all absolute and relative timing considerations.
In particular, the relative speeds of processes can never be
known with certainty in an asynchronous system.
<H4>1.2.5 Escape Sequences
</H4>
<br>&#32;<br>
The last type of compound structure to be discussed is the
<TT>unless</TT>
statement.
It is used as follows:
<DL><DT><DD><TT><PRE>
{ P } unless { E }
</PRE></TT></DL>
where the letters
<TT>P</TT>
and
<TT>E</TT>
represent arbitrary PROMELA fragments.
Execution of the
<TT>unless</TT>
statement begins with the execution of statements from
<TT>P</TT>.
Before each statement execution in
<TT>P</TT>
the executability of the first statement of
<TT>E</TT>
is checked, using the normal PROMELA semantics of executability.
Execution of statements from
<TT>P</TT>
proceeds only while the first statement of
<TT>E</TT>
remains unexecutable.
The first time that this `guard of the escape sequence'
is found to be executable, control changes to it,
and execution continues as defined for
<TT>E</TT>.
Individual statement executions remain indivisible,
so control can only change from inside
<TT>P</TT>
to the start of
<TT>E</TT>
in between individual statement executions.
If the guard of the escape sequence
does not become executable during the
execution of
<TT>P</TT>,
then it is skipped entirely when
<TT>P</TT>
terminates.
<br>&#32;<br>
An example of the use of escape sequences is:
<DL><DT><DD><TT><PRE>
A;
do
:: b1 -&#62; B1
:: b2 -&#62; B2
...
od
unless { c -&#62; C };
D
</PRE></TT></DL>
As shown in the example, the curly braces around the main sequence
(or the escape sequence) can be deleted if there can be no confusion
about which statements belong to those sequences.
In the example, condition
<TT>c</TT>
acts as a watchdog on the repetition construct from the main sequence.
Note that this is not necessarily equivalent to the construct
<DL><DT><DD><TT><PRE>
A;
do
:: b1 -&#62; B1
:: b2 -&#62; B2
...
:: c -&#62; break
od;
C; D
</PRE></TT></DL>
if
<TT>B1</TT>
or
<TT>B2</TT>
are non-empty.
In the first version of the example, execution of the iteration can
be interrupted at <I>any</I> point inside each option sequence.
In the second version, execution can only be interrupted at the
start of the option sequences.
<H4>1.3 Correctness Properties
</H4>
<br>&#32;<br>
There are three ways to express correctness properties in PROMELA,
using:
<DL>
<DT><DT>&#32;<DD>
<DL><DD>
<br>
*
Assertions (section 1.3.1),
<br>
*
Special labels (section 1.3.2),
<br>
*
<TT>Never</TT>
claims (section 1.3.3).
</DL>
</dl>
<br>&#32;<br>
<H4>1.3.1 Assertions
</H4>
<br>&#32;<br>
Statements of the form
<DL><DT><DD><TT><PRE>
assert(expression)
</PRE></TT></DL>
are always executable.
If the expression evaluates to a non-zero value (i.e., the
corresponding condition holds), the statement has no effect
when executed.
The correctness property expressed, though, is that it is
impossible for the expression to evaluate to zero (i.e., for
the condition to be false).
A failing assertion will cause execution to be aborted.
<H4>1.3.2 Special Labels
</H4>
<br>&#32;<br>
Labels in a PROMELA specification ordinarily serve as
targets for unconditional
<TT>goto</TT>
jumps, as usual.
There are, however, also three types of labels that
have a special meaning to the verifier.
We discuss them in the next three subsections.
<H4>1.3.2.1 End-State Labels
</H4>
<br>&#32;<br>
When a PROMELA model is checked for reachable deadlock states
by the verifier, it must be able to distinguish valid <I>end state</I>s
from invalid ones.
By default, the only valid end states are those in which
every PROMELA process that was instantiated has reached the end of
its code.
Not all PROMELA processes, however, are meant to reach the
end of their code.
Some may very well linger in a known wait
state, or they may sit patiently in a loop
ready to spring into action when new input arrives.
<br>&#32;<br>
To make it clear to the verifier that these alternate end states
are also valid, we can define special end-state labels.
We can do so, for instance, in the process type
<TT>Dijkstra</TT>,
from an earlier example:
<DL><DT><DD><TT><PRE>
proctype Dijkstra()
{	byte count = 1;

end:	do
	:: (count == 1) -&#62;
		sema!p; count = 0
	:: (count == 0) -&#62;
		sema?v; count = 1
	od	
}
</PRE></TT></DL>
The label
<TT>end</TT>
defines that it is not an error if, at the end of an
execution sequence, a process of this type
has not reached its closing curly brace, but waits at the label.
Of course, such a state could still be part of a deadlock state, but
if so, it is not caused by this particular process.
<br>&#32;<br>
There may be more than one end-state label per PROMELA model.
If so, all labels that occur within the same process body must
be unique.
The rule is that every label name with the prefix
<TT>end</TT>
is taken to be an end-state label.
<H4>1.3.2.2 Progress-State Labels
</H4>
<br>&#32;<br>
In the same spirit, PROMELA also allows for the definition of
<TT>progress</TT>
labels.
Passing a progress label during an execution is interpreted
as a good thing:  the process is not just idling while
waiting for things to happen elsewhere, but is making
effective progress in its execution.
The implicit correctness property expressed here is that any
infinite execution cycle allowed by the model that does not
pass through at least one of these progress labels is a
potential starvation loop.
In the
<TT>Dijkstra</TT>
example, for instance, we can label the
successful passing of a semaphore test as progress and
ask a verifier to make sure that there is no cycle elsewhere
in the system.
<DL><DT><DD><TT><PRE>
proctype Dijkstra()
{	byte count = 1;

end:	do
	:: (count == 1) -&#62;
progress:	sema!p; count = 0
	:: (count == 0) -&#62;
		sema?v; count = 1
	od	
}
</PRE></TT></DL>
If more than one state carries a progress label,
variations with a common prefix are again valid.
<H4>1.3.2.3 Accept-State Labels
</H4>
<br>&#32;<br>
The last type of label, the accept-state label, is used
primarily in combination with
<TT>never</TT>
claims.
Briefly, by labeling a state with any label starting
with the prefix
<TT>accept</TT>
we can ask the verifier to find all cycles that <I>do</I>
pass through at least one of those labels.
The implicit correctness claim is that this cannot happen.
The primary place where accept labels are used is inside
<TT>never</TT>
claims.
We discuss
<TT>never</TT>
claims next.
<H4>1.3.3 Never Claims
</H4>
<br>&#32;<br>
Up to this point we have talked about the specification
of correctness criteria with assertions
and with three special types of labels.
Powerful types of correctness criteria can already
be expressed with these tools, yet so far our only option is
to add them to individual
<TT>proctype</TT>
declarations.
We can, for instance, express the claim ``every system state
in which property
<TT>P</TT>
is true eventually leads to a system state in which property
<TT>Q</TT>
is true,'' with an extra monitor process, such as:
<DL><DT><DD><TT><PRE>
active proctype monitor()
{
progress:
	do
	:: P -&#62; Q
	od
}
</PRE></TT></DL>
If we require that property
<TT>P</TT>
must <I>remain</I> true while we are waiting
<TT>Q</TT>
to become true, we can try to change this to:
<DL><DT><DD><TT><PRE>
active proctype monitor()
{
progress:
	do
	:: P -&#62; assert(P || Q)
	od
}
</PRE></TT></DL>
but this does not quite do the job.
Note that we cannot make any assumptions about the
relative execution speeds of processes in a PROMELA model.
This means that if in the remainder of the system the
property
<TT>P</TT>
becomes true, we can move to the state just before the
<TT>assert</TT>,
and wait there for an unknown amount of time (anything between
a zero delay and an infinite delay is possible here, since
no other synchronizations apply).
If
<TT>Q</TT>
becomes true, we may pass the assertion, but we need not
do so.
Even if
<TT>P</TT>
becomes false only <I>after</I>
<TT>Q</TT>
has become true, we may still fail the assertion,
as long as there exists some later state where neither
<TT>P</TT>
nor
<TT>Q</TT>
is true.
This is clearly unsatisfactory, and we need another mechanism
to express these important types of liveness properties.
<H4>The Connection with Temporal Logic
</H4>
<br>&#32;<br>
A general way to express system properties of the type we
have just discussed is to use linear time temporal logic (LTL)
formulae.
Every PROMELA expression is automatically also a valid LTL formula.
An LTL formula can also contain the unary temporal operators &#164;
(pronounced always), &#186; (pronounced eventually), and
two binary temporal operators
<TT>U</TT>
(pronounced weak until) and
<B><I>U</I></B>
(pronounced strong until).
<br>&#32;<br>
Where the value of a PROMELA expression without temporal operators can be
defined uniquely for individual system states, without further context,
the truth value of an LTL formula is defined for sequences of states:
specifically, it is defined for the first state of a given infinite
sequence of system states (a trace).
Given, for instance, the sequence of system states:
<DL><DT><DD><TT><PRE>
s0;s1;s2;...
</PRE></TT></DL>
the LTL formula
<TT>pUq</TT>,
with
<TT>p</TT>
and
<TT>q</TT>
standard PROMELA expressions, is true for
<TT>s0</TT>
either if
<TT>q</TT>
is true in
<TT>s0</TT>,
or if
<TT>p</TT>
is true in
<TT>s0</TT>
and
<TT>pUq</TT>
holds for the remainder of the sequence after
<TT>s0</TT>.
<br>&#32;<br>
Informally,
<TT>pUq</TT>
says that
<TT>p</TT>
is required to hold at least until
<TT>q</TT>
becomes true.
If, instead, we would write <TT>p</TT><B><I>U</I></B><TT>q</TT>,
then we also require that there exists at least
one state in the sequence where
<TT>q</TT>
does indeed become true.
<br>&#32;<br>
The temporal operators &#164; and &#186;
can be defined in terms of the strong until operator
<B><I>U</I></B>,
as follows.
<DL><DT><DD><TT><PRE>
&#164; p = !&#186; !p = !(true <B><I>U</I></B><TT> !p)
</PRE></TT></DL>
Informally, &#164;
</TT><TT>p</TT><TT>
says that property
</TT><TT>p</TT><TT>
must hold in all states of a trace, and &#186;
</TT><TT>p</TT><TT>
says that
</TT><TT>p</TT><TT>
holds in at least one state of the trace.
</TT><br>&#32;<br>
To express our original example requirement: ``every system state
in which property
<TT>P</TT>
is true eventually leads to a system state in which property
<TT>Q</TT>
is true,''
we can write the LTL formula:
<DL><DT><DD><TT><PRE>
&#164; (P -&#62; &#186; Q)
</PRE></TT></DL>
where the logical implication symbol
<TT>-></TT>
is defined in the usual way as
<DL><DT><DD><TT><PRE>
P =&#62; Q means !P || Q
</PRE></TT></DL>
<H4>Mapping LTL Formulae onto Never Claims
</H4>
<br>&#32;<br>
PROMELA does not include syntax for specifying LTL formulae
directly, but it relies on the fact that every such
formula can be translated into a special type of
automaton, known as a B&uuml;chi automaton.
In the syntax of PROMELA this automaton is called a
<TT>never</TT>
claim.
If you don't care too much about the details of
<TT>never</TT>
claims, you can skip the remainder of this section and
simple remember that SPIN can convert any LTL formula
automatically into the proper never claim syntax with
the command:
<DL><DT><DD><TT><PRE>
spin -f "...formula..."
</PRE></TT></DL>
Here are the details.
The syntax of a never claim is:
<DL><DT><DD><TT><PRE>
never {
	...
}
</PRE></TT></DL>
where the dots can contain any PROMELA fragment, including
arbitrary repetition, selection, unless constructs,
jumps, etc.
<br>&#32;<br>
There is an important difference in semantics between a
<TT>proctype</TT>
declaration and a
<TT>never</TT>
claim.
Every statement inside a
<TT>never</TT>
claim is interpreted as a proposition, i.e., a condition.
A
<TT>never</TT>
claim should therefore only contain expressions and never
statements that can have side-effects (assignments, sends or
receives, run-statements, etc.)
<br>&#32;<br>
<TT>Never</TT>
claims are used to express behaviors that are considered
undesirable or illegal.
We say that a
<TT>never</TT>
claim is `matched' if the undesirable behavior can be realized,
contrary to the claim, and thus the correctness requirement violated.
The claims are evaluated over system executions, that is, the
propositions that are listed in the claim are evaluated over the
traces from the remainder of the system.
The claim, therefore, should not alter that behavior: it merely
monitors it.
Every time that the system reaches a new state, by asynchronously
executing statements from the model, the claim will evaluate the
appropriate propositions to determine if a counter-example can
be constructed to the implicit LTL formula that is specified.
<br>&#32;<br>
Since LTL formulae are only defined for infinite executions,
the behavior of a
<TT>never</TT>
claim can only be matched by an infinite system execution.
This by itself would restrict us to the use of progress labels
and accept labels as the only means we have discussed so far
for expressing properties of infinite behaviors.
To conform to standard omega automata theory, the behaviors of
<TT>never</TT>
claims are expressed exclusively with
<TT>accept</TT>
labels (never with
<TT>progress</TT>
labels).
To match a claim, therefore, an infinite sequence of true propositions
must exist, at least one of which is labeled with an
<TT>accept</TT>
label (inside the never claim).
<br>&#32;<br>
Since PROMELA models can also express terminating system behaviors,
we have to define the semantics of the
<TT>never</TT>
claims also for those behaviors.
To facilitate this, it is defined that a
<TT>never</TT>
claim can also be matched when it reaches its closing curly brace
(i.e., when it appears to terminate).
This semantics is based on what is usually referred to as a `stuttering
semantics.'
With stuttering semantics, any terminating execution can be extended
into an equivalent infinite execution (for the purposes of evaluating
LTL properties) by repeating (stuttering) the final state infinitely often.
As a syntactical convenience, the final state of a
<TT>never</TT>
claim is defined to be accepting, i.e., it could be replaced with
the explicit repetition construct:
<DL><DT><DD><TT><PRE>
accept: do :: skip od
</PRE></TT></DL>
Every process behavior, similarly, is (for the purposes of evaluating the
<TT>never</TT>
claims) thought to be extended with a dummy self-loop on all final states:
<DL><DT><DD><TT><PRE>
	do :: skip od
</PRE></TT></DL>
(Note the
<TT>accept</TT>
labels only occur in the
<TT>never</TT>
claim, not in the system.)
<H4>The Semantics of a Never Claim
</H4>
<br>&#32;<br>
<TT>Never</TT>
claims are probably the hardest part of the language to understand,
so it is worth spending a few extra words on them.
On an initial reading, feel free to skip the remainder of this
section.
<br>&#32;<br>
The difference between a
<TT>never</TT>
claim and the remainder of a PROMELA system can be explained
as follows.
A PROMELA model defines an asynchronous interleaving product of the
behaviors of individual processes.
Given an arbitrary system state, its successor states are
conceptually obtained in two steps.
In a first step, all the executable statements in the
individual processes are identified.
In a second step, each one of these statements is executed,
each one producing one potential successor for the current state.
The complete system behavior is thus defined recursively and
represents all possible interleavings of the individual process behaviors.
It is this asynchronous product machine that we call the `global
system behavior'.
<br>&#32;<br>
The addition of a
<TT>never</TT>
claim defines a <I>synchronous</I> product of the global system behavior
with the behavior expressed in the claim.
This synchronous product can be thought of as the construction of a
new global state machine, in which every state is defined as a pair
<TT>(s,n)</TT>
with
<TT>s</TT>
a state from the global system (the asynchronous product of processes), and
<TT>n</TT>
a state from the claim.
Every transition in the new global machine is similarly defined by a pair
of transitions, with the first element a statement from the system, and the
second a proposition from the claim.
In other words, every transition in this final synchronous product is
defined as a joint transition of the system and the claim.
Of course, that transition can only occur if the proposition from the
second half of the transition pair evaluates to true in the current state
of the system (the first half of the state pair).
<H4>Examples
</H4>
<br>&#32;<br>
To manually translate an LTL formula into a
<TT>never</TT>
claim (e.g. foregoing the builtin translation that SPIN
offers), we must carefully consider whether the
formula expresses a positive or a negative property.
A positive property expresses a good behavior that we
would like our system to have.
A negative property expresses a bad behavior that we
claim the system does not have.
A
<TT>never</TT>
claim can express only negative claims, not positive ones.
Fortunately, the two are exchangeable:  if we want to express
that a good behavior is unavoidable, we can formalize all
ways in which the good behavior could be violated, and express
that in the
<TT>never</TT>
claim.
<br>&#32;<br>
Suppose that the LTL formula &#186;&#164;
<TT>p</TT>,
with
<TT>p</TT>
a PROMELA expression, expresses a negative claim
(i.e., it is considered a correctness violation if
there exists any execution sequence in which
<TT>p</TT>
can eventually remain true infinitely long).
This can be written in a
<TT>never</TT>
claim as:
<DL><DT><DD><TT><PRE>
never {	/* &#60;&#62;[]p */
	do
	:: skip	/* after an arbitrarily long prefix */
	:: p -&#62; break	/* p becomes true */
	od;
accept:	do
	:: p	/* and remains true forever after */
	od
}
</PRE></TT></DL>
Note that in this case the claim does not terminate, and
also does not necessarily match all system behaviors.
It is sufficient if it precisely captures all violations
of our correctness requirement, and no more.
<br>&#32;<br>
If the LTL formula expressed a positive property, we first
have to invert it to the corresponding negative property
<TT>&#186;!p</TT>
and translate that into a
<TT>never</TT>
claim.
The requirement now says that it is a violation if
<TT>p</TT>
does not hold infinitely long.
<DL><DT><DD><TT><PRE>
never {	/* &#60;&#62;!p*/
	do
	:: skip
	:: !p -&#62; break
	od
}
</PRE></TT></DL>
We have used the implicit match of a claim upon reaching the
closing terminating brace.
Since the first violation of the property suffices to disprove
it, we could also have written:
<DL><DT><DD><TT><PRE>
never {	/* &#60;&#62;!p*/
	do
	:: p
	:: !p -&#62; break
	od
}
</PRE></TT></DL>
or, if we abandon the connection with LTL for a moment,
even more tersely as:
<DL><DT><DD><TT><PRE>
never { do :: assert(p) od }
</PRE></TT></DL>
Suppose we wish to express that it is a violation of our
correctness requirements if there exists any execution in
the system where
<TT>&#164; (p -> &#186; q)</TT>
is violated (i.e., the negation of this formula is satisfied).
The following
<TT>never</TT>
claim expresses that property:
<DL><DT><DD><TT><PRE>
never {
	do
	:: skip
	:: p &amp;&amp; !q -&#62; break
	od;
accept:
	do
	:: !q
	od
}
</PRE></TT></DL>
Note that using
<TT>(!p || q)</TT>
instead of
<TT>skip</TT>
in the first repetition construct would imply a check for just
the first occurrence of proposition
<TT>p</TT>
becoming true in the execution sequence, while
<TT>q</TT>
is false.
The above formalization checks for all occurrences, anywhere in a trace.
<br>&#32;<br>
Finally, consider a formalization of the LTL property
<TT>&#164; (p -> (q U r))</TT>.
The corresponding claim is:
<DL><DT><DD><TT><PRE>
never {
	do
	:: skip		/* to match any occurrence */
	:: p &amp;&amp;  q &amp;&amp; !r -&#62; break
	:: p &amp;&amp; !q &amp;&amp; !r -&#62; goto error
	od;
	do
	::  q &amp;&amp; !r
	:: !q &amp;&amp; !r -&#62; break
	od;
error:	skip
}
</PRE></TT></DL>
Note again the use of
<TT>skip</TT>
instead of
<TT>(!p || r)</TT>
to avoid matching just the first occurrence of
<TT>(p && !r)</TT>
in a trace.
<H4>1.4 Predefined Variables and Functions
</H4>
<br>&#32;<br>
The following predefined variables and functions
can be especially useful in
<TT>never</TT>
claims.
<br>&#32;<br>
The predefined variables are:
<TT>_pid</TT>
and
<TT>_last</TT>.
<br>&#32;<br>
<TT>_pid</TT>
is a predefined local variable in each process
that holds the unique instantiation number for
that process.
It is always a non-negative number.
<br>&#32;<br>
<TT>_last</TT>
is a predefined global variable that always holds the
instantiation number of the process that performed the last
step in the current execution sequence.
Its value is not part of the system state unless it is
explicitly used in a specification.
<DL><DT><DD><TT><PRE>
never {
	/* it is not possible for the process with pid=1
	 * to execute precisely every other step forever
	 */
accept:
	do
	:: _last != 1 -&#62; _last == 1
	od
}
</PRE></TT></DL>
The initial value of
<TT>_last</TT>
is zero.
<br>&#32;<br>
Three predefined functions are specifically intended to be used in
<TT>never</TT>
claims, and may not be used elsewhere in a model:
<TT>pc_value(pid)</TT>,
<TT>enabled(pid)</TT>,
<TT>procname[pid]@label</TT>.
<br>&#32;<br>
The function
<TT>pc_value(pid)</TT>
returns the current control state
of the process with instantiation number
<TT>pid</TT>,
or zero if no such process exists.
<br>&#32;<br>
Example:
<DL><DT><DD><TT><PRE>
never {
	/* Whimsical use: claim that it is impossible
	 * for process 1 to remain in the same control
	 * state as process 2, or one with smaller value.
	 */
accept:	do
	:: pc_value(1) &#60;= pc_value(2)
	od
}
</PRE></TT></DL>
The function
<TT>enabled(pid)</TT>
tells whether the process with instantiation number
<TT>pid</TT>
has an executable statement that it can execute next.
<br>&#32;<br>
Example:
<DL><DT><DD><TT><PRE>
never {
	/* it is not possible for the process with pid=1
	 * to remain enabled without ever executing
	 */
accept:
	do
	:: _last != 1 &amp;&amp; enabled(1)
	od
}
</PRE></TT></DL>
The last function
<TT>procname[pid]@label</TT>
tells whether the process with instantiation number
<TT>pid</TT>
is currently in the state labeled with
<TT>label</TT>
in
<TT>proctype procname</TT>.
It is an error if the process referred to is not an instantiation
of that proctype.
<H4>2 Verifications with SPIN
</H4>
<br>&#32;<br>
The easiest way to use SPIN is probably on a Windows terminal
with the Tcl/Tk implementation of XSPIN.
All functionality of SPIN, however, is accessible from
any plain ASCII terminal, and there is something to be
said for directly interacting with the tool itself.
<br>&#32;<br>
The description in this paper gives a short walk-through of
a common mode of operation in using the verifier.
A more tutorial style description of the verification
process can be found in [Ho93].
More detail on the verification of large systems with the
help of SPIN's supertrace (bitstate) verification algorithm
can be found in [Ho95].
<DL>
<DT><DT>&#32;<DD>
<DL><DD>
<br>
*
Random and interactive simulations (section 2.1),
<br>
*
Generating a verifier (section 2.2),
<br>
*
Compilation for different types of searches (section 2.3),
<br>
*
Performing the verification (section 2.4),
<br>
*
Inspecting error traces produced by the verifier (section 2.5),
<br>
*
Exploiting partial order reductions (section 2.6).
</DL>
</dl>
<br>&#32;<br>
<H4>2.1 Random and Interactive Simulations
</H4>
<br>&#32;<br>
Given a model in PROMELA, say stored in a file called
<TT>spec</TT>,
the easiest mode of operation is to perform a random simulation.
For instance,
<DL><DT><DD><TT><PRE>
spin -p spec
</PRE></TT></DL>
tells SPIN to perform a random simulation, while printing the
process moves selected for execution at each step (by default
nothing is printed, other than explicit
<TT>printf</TT>
statements that appear in the model itself).
A range of options exists to make the traces more verbose,
e.g., by adding printouts of local variables (add option
<TT>-l</TT>),
global variables (add option
<TT>-g</TT>),
send statements (add option
<TT>-s</TT>),
or receive statements (add option
<TT>-r</TT>).
Use option
<TT>-n</TT>N
(with N any number) to fix the seed on SPIN's internal
random number generator, and thus make the simulation runs
reproducible.
By default the current time is used to seed the random number
generator.
For instance:
<DL><DT><DD><TT><PRE>
spin -p -l -g -r -s -n1 spec
</PRE></TT></DL>
<br>&#32;<br>
If you don't like the system randomly resolving non-deterministic
choices for you, you can select an interactive simulation:
<DL><DT><DD><TT><PRE>
spin -i -p spec
</PRE></TT></DL>
In this case you will be offered a menu with choices each time
the execution could proceed in more than one way.
<br>&#32;<br>
Simulations, of course, are intended primarily for the
debugging of a model.  They cannot prove anything about it.
Assertions will be evaluated during simulation runs, and
any violations that result will be reported, but none of
the other correctness requirements can be checked in this way.
<H4>2.2 Generating the Verifier
</H4>
<br>&#32;<br>
A model-specific verifier is generated as follows:
<DL><DT><DD><TT><PRE>
spin -a spec
</PRE></TT></DL>
This generates a C program in a number of files (with names
starting with
<TT>pan</TT>).
<H4>2.3 Compiling the Verifier
</H4>
<br>&#32;<br>
At this point it is good to know the physical limitations of
the computer system that you will run the verification on.
If you know how much physical (not virtual) memory your system
has, you can take advantage of that.
Initially, you can simply compile the verifier for a straight
exhaustive verification run (constituting the strongest type
of proof if it can be completed).
Compile as follows.
<DL><DT><DD><TT><PRE>
pcc -o pan pan.c		# standard exhaustive search
</PRE></TT></DL>
If you know a memory bound that you want to restrict the run to
(e.g., to avoid paging), find the nearest power of 2 (e.g., 23
for the bound 2^23 bytes) and compile as follows.
<DL><DT><DD><TT><PRE>
pcc '-DMEMCNT=23' -o pan pan.c
</PRE></TT></DL>
or equivalently in terms of MegaBytes:
<DL><DT><DD><TT><PRE>
pcc '-DMEMLIM=8' -o pan pan.c
</PRE></TT></DL>
If the verifier runs out of memory before completing its task,
you can decide to increase the bound or to switch to a frugal
supertrace verification.  In the latter case, compile as follows.
<DL><DT><DD><TT><PRE>
pcc -DBITSTATE -o pan pan.c
</PRE></TT></DL>
<H4>2.4 Performing the Verification
</H4>
<br>&#32;<br>
There are three specific decisions to make to
perform verifications optimally: estimating the
size of the reachable state space (section 2.4.1),
estimating the maximum length of a unique execution
sequence (2.4.2), and selecting the type of correctness
property (2.4.3).
No great harm is done if the estimates from the first two
steps are off.  The feedback from the verifier usually provides
enough clues to determine quickly what the optimal settings
for peak performance should be.
<H4>2.4.1 Reachable States
</H4>
<br>&#32;<br>
For a standard exhaustive run, you can override the default choice
for the size for the hash table (2^18 slots) with option
<TT>-w</TT>.
For instance,
<DL><DT><DD><TT><PRE>
pan -w23
</PRE></TT></DL>
selects 2^23 slots.
The hash table size should optimally be roughly equal to the number of
reachable states you expect (within say a factor of two or three).
Too large a number merely wastes memory, too low a number wastes
CPU time, but neither can affect the correctness of the result.
<br>&#32;<br>
For a supertrace run, the hash table <I>is</I> the memory arena, and
you can override the default of 2^22 bits with any other number.
Set it to the maximum size of physical memory you can grab without
making the system page, again within a factor of say two or three.
Use, for instance
<TT>-w23</TT>
if you expect 8 million reachable states and have access to at least
8 million (2^23) bits of memory (i.e., 2^20 or 1 Megabyte of RAM).
<H4>2.4.2 Search Depth
</H4>
<br>&#32;<br>
By default the analyzers have a search depth restriction of 10,000 steps.
If this isn't enough, the search will truncate at 9,999 steps (watch for
it in the printout).
Define a different search depth with the -m flag.
<DL><DT><DD><TT><PRE>
pan -m100000
</PRE></TT></DL>
If you exceed also this limit, it is probably good to take some
time to consider if the model you have specified is indeed finite.
Check, for instance, if no unbounded number of processes is created.
If satisfied that the model is finite, increase the search depth at
least as far as is required to avoid truncation completely.
<br>&#32;<br>
If you find a particularly nasty error that takes a large number of steps
to hit, you may also set lower search depths to find the shortest variant
of an error sequence.
<DL><DT><DD><TT><PRE>
pan -m40
</PRE></TT></DL>
Go up or down by powers of two until you find the place where the
error first appears or disappears and then home in on the first
depth where the error becomes apparent, and use the error trail of
that verification run for guided simulation.
<br>&#32;<br>
Note that if a run with a given search depth fails to find
an error, this does not necessarily mean that no violation of a
correctness requirement is possible within that number of steps.
The verifier performs its search for errors by using a standard
depth-first graph search.  If the search is truncated at N steps,
and a state at level N-1 happens to be reachable also within fewer
steps from the initial state, the second time it is reached it
will not be explored again, and thus neither will its successors.
Those successors may contain errors states that are reachable within
N steps from the initial state.
Normally, the verification should be run in such a way that no
execution paths can be truncated, but to force the complete exploration
of also truncated searches one can override the defaults with a compile-time
flag
<TT>-DREACH</TT>.
When the verifier is compiled with that additional directive, the depth at
which each state is visited is remembered, and a state is now considered
unvisited if it is revisited via a shorter path later in the search.
(This option cannot be used with a supertrace search.)
<H4>2.4.3 Liveness or Safety Verification
</H4>
<br>&#32;<br>
For the last, and perhaps the most critical, runtime decision:
it must be decided if the system is to be checked for safety
violations or for liveness violations.
<DL><DT><DD><TT><PRE>
pan -l	# search for non-progress cycles
pan -a	# search for acceptance cycles
</PRE></TT></DL>
(In the first case, though, you must compile pan.c with -DNP as an
additional directive. If you forget, the executable will remind you.)
If you don't use either of the above two options, the default types of
correctness properties are checked (assertion violations,
completeness, race conditions, etc.).
Note that the use of a
<TT>never</TT>
claim that contains
<TT>accept</TT>
labels requires the use of the
<TT>-a</TT>
flag for complete verification.
<br>&#32;<br>
Adding option
<TT>-f</TT>
restricts the search for liveness properties further under
a standard <I>weak fairness</I> constraint:
<DL><DT><DD><TT><PRE>
pan -f -l	# search for weakly fair non-progress cycles
pan -f -a	# search for weakly fair acceptance cycles
</PRE></TT></DL>
With this constraint, each process is required to appear
infinitely often in the infinite trace that constitutes
the violation of a liveness property (e.g., a non-progress cycle
or an acceptance cycle), unless it is permanently blocked
(i.e., has no executable statements after a certain point in
the trace is reached).
Adding the fairness constraint increases the time complexity
of the verification by a factor that is linear in the number
of active processes.
<br>&#32;<br>
By default, the verifier will report on unreachable code in
the model only when a verification run is successfully
completed.
This default behavior can be turned off with the runtime option
<TT>-n</TT>,
as in:
<DL><DT><DD><TT><PRE>
pan -n -f -a
</PRE></TT></DL>
(The order in which the options such as these are listed is
always irrelevant.)
A brief explanation of these and other runtime options can
be determined by typing:
<DL><DT><DD><TT><PRE>
pan --
</PRE></TT></DL>
<H4>2.5 Inspecting Error Traces
</H4>
<br>&#32;<br>
If the verification run reports an error,
any error, SPIN dumps an error trail into a file named
<TT>spec.trail</TT>,
where
<TT>spec</TT>
is the name of your original PROMELA file.
To inspect the trail, and determine the cause of the error,
you must use the guided simulation option.
For instance:
<DL><DT><DD><TT><PRE>
spin -t -c spec
</PRE></TT></DL>
gives you a summary of message exchanges in the trail, or
<DL><DT><DD><TT><PRE>
spin -t -p spec
</PRE></TT></DL>
gives a printout of every single step executed.
Add as many extra or different options as you need to pin down the error:
<DL><DT><DD><TT><PRE>
spin -t -r -s -l -g spec
</PRE></TT></DL>
Make sure the file
<TT>spec</TT>
didn't change since you generated the analyzer from it.
<br>&#32;<br>
If you find non-progress cycles, add or delete progress labels
and repeat the verification until you are content that you have found what
you were looking for.
<br>&#32;<br>
If you are not interested in the first error reported,
use pan option
<TT>-c</TT>
to report on specific others:
<DL><DT><DD><TT><PRE>
pan -c3
</PRE></TT></DL>
ignores the first two errors and reports on the third one that
is discovered.
If you just want to count all errors and not see them, use
<DL><DT><DD><TT><PRE>
pan -c0
</PRE></TT></DL>
<H4>State Assignments
</H4>
<br>&#32;<br>
Internally, the verifiers produced by SPIN deal with a formalization of
a PROMELA model in terms of extended finite state machines.
SPIN therefore assigns state numbers to all statements in the model.
The state numbers are listed in all the relevant output to make it
completely unambiguous (source line references unfortunately do not
have that property).
To confirm the precise state assignments, there is a runtime option
to the analyzer generated:
<DL><DT><DD><TT><PRE>
pan -d	# print state machines
</PRE></TT></DL>
which will print out a table with all state assignments for each
<TT>proctype</TT>
in the model.
<H4>2.6 Exploiting Partial Order Reductions
</H4>
<br>&#32;<br>
The search algorithm used by SPIN is optimized
according to the rules of a partial order theory explained in [HoPe94].
The effect of the reduction, however, can be increased considerably if the verifier
has extra information about the access of processes to global
message channels.
For this purpose, there are two keywords in the language that
allow one to assert that specific channels are used exclusively
by specific processes.
For example, the assertions
<DL><DT><DD><TT><PRE>
xr q1;
xs q2;
</PRE></TT></DL>
claim that the process that executes them is the <I>only</I> process
that will receive messages from channel
<TT>q1</TT>,
and the <I>only</I> process that will send messages to channel
<TT>q2</TT>.
<br>&#32;<br>
If an exclusive usage assertion turns out to be invalid, the
verifier will be able to detect this, and report it as a violation
of an implicit correctness requirement.
<br>&#32;<br>
Every read or write access to a message channel can introduce
new dependencies that may diminish the maximum effect of the
partial order reduction strategies.
If, for instance, a process uses the
<TT>len</TT>
function to check the number of messages stored in a channel,
this counts as a read access, which can in some cases invalidate
an exclusive access pattern that might otherwise exist.
There are two special functions that can be used to poll the
size of a channel in a safe way that is compatible with the
reduction strategy.
<br>&#32;<br>
The expression
<TT>nfull(qname)</TT>
returns true if channel
<TT>qname</TT>
is not full, and
<TT>nempty(qname)</TT>
returns true if channel
<TT>qname</TT>
contains at least one message.
Note that the parser will not recognize the free form expressions
<TT>!full(qname)</TT>
and
<TT>!empty(qname)</TT>
as equally safe, and it will forbid constructions such as
<TT>!nfull(qname)</TT>
or
<TT>!nempty(qname)</TT>.
More detail on this aspect of the reduction algorithms can be
found in [HoPe94].
<H4>Keywords
</H4>
<br>&#32;<br>
For reference, the following table contains all the keywords,
predefined functions, predefined variables, and
special label-prefixes of the language PROMELA,
and refers to the section of this paper in
which they were discussed.
<br><img src="-.22362.gif"><br>
<H4>References
</H4>
<br>&#32;<br>
[Ho91]
G.J. Holzmann,
Design and Validation of Computer Protocols,
Prentice Hall, 1991.
<br>&#32;<br>
[Ho93]
G.J. Holzmann, ``Tutorial: Design and Validation of Protocols,''
Computer Networks and ISDN Systems,
1993, Vol. 25, No. 9, pp. 981-1017.
<br>&#32;<br>
[HoPe94]
G.J. Holzmann and D.A. Peled, ``An improvement in
formal verification,''
Proc. 7th Int. Conf. on Formal Description Techniques,
FORTE94, Berne, Switzerland. October 1994.
<br>&#32;<br>
[Ho95]
G.J. Holzmann, ``An Analysis of Bitstate Hashing,''
technical report 2/95, available from author.
<br>&#32;<br>
[HS99]
G.J. Holzmann, ``Software model checking: extracting
verification models from source code,''
Proc. Formal Methods in Software Engineering and Distributed
Systems,
PSTV/FORTE99, Beijng, China, Oct. 1999, Kluwer,pp. 481-497.

<br>&#32;<br>
<A href=http://www.lucent.com/copyright.html>
Copyright</A> &#169; 2000 Lucent Technologies Inc.  All rights reserved.
</body></html>