1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135 |
- /*
- * Realtek RTL8110S/8169S.
- * Mostly there. There are some magic register values used
- * which are not described in any datasheet or driver but seem
- * to be necessary.
- * No tuning has been done. Only tested on an RTL8110S, there
- * are slight differences between the chips in the series so some
- * tweaks may be needed.
- */
- #include "u.h"
- #include "../port/lib.h"
- #include "mem.h"
- #include "dat.h"
- #include "fns.h"
- #include "io.h"
- #include "../port/error.h"
- #include "../port/netif.h"
- #include "etherif.h"
- #include "ethermii.h"
- enum { /* registers */
- Idr0 = 0x00, /* MAC address */
- Mar0 = 0x08, /* Multicast address */
- Dtccr = 0x10, /* Dump Tally Counter Command */
- Tnpds = 0x20, /* Transmit Normal Priority Descriptors */
- Thpds = 0x28, /* Transmit High Priority Descriptors */
- Flash = 0x30, /* Flash Memory Read/Write */
- Erbcr = 0x34, /* Early Receive Byte Count */
- Ersr = 0x36, /* Early Receive Status */
- Cr = 0x37, /* Command Register */
- Tppoll = 0x38, /* Transmit Priority Polling */
- Imr = 0x3C, /* Interrupt Mask */
- Isr = 0x3E, /* Interrupt Status */
- Tcr = 0x40, /* Transmit Configuration */
- Rcr = 0x44, /* Receive Configuration */
- Tctr = 0x48, /* Timer Count */
- Mpc = 0x4C, /* Missed Packet Counter */
- Cr9346 = 0x50, /* 9346 Command Register */
- Config0 = 0x51, /* Configuration Register 0 */
- Config1 = 0x52, /* Configuration Register 1 */
- Config2 = 0x53, /* Configuration Register 2 */
- Config3 = 0x54, /* Configuration Register 3 */
- Config4 = 0x55, /* Configuration Register 4 */
- Config5 = 0x56, /* Configuration Register 5 */
- Timerint = 0x58, /* Timer Interrupt */
- Mulint = 0x5C, /* Multiple Interrupt Select */
- Phyar = 0x60, /* PHY Access */
- Tbicsr0 = 0x64, /* TBI Control and Status */
- Tbianar = 0x68, /* TBI Auto-Negotiation Advertisment */
- Tbilpar = 0x6A, /* TBI Auto-Negotiation Link Partner */
- Phystatus = 0x6C, /* PHY Status */
- Rms = 0xDA, /* Receive Packet Maximum Size */
- Cplusc = 0xE0, /* C+ Command */
- Rdsar = 0xE4, /* Receive Descriptor Start Address */
- Mtps = 0xEC, /* Max. Transmit Packet Size */
- };
- enum { /* Dtccr */
- Cmd = 0x00000008, /* Command */
- };
- enum { /* Cr */
- Te = 0x04, /* Transmitter Enable */
- Re = 0x08, /* Receiver Enable */
- Rst = 0x10, /* Software Reset */
- };
- enum { /* Tppoll */
- Fswint = 0x01, /* Forced Software Interrupt */
- Npq = 0x40, /* Normal Priority Queue polling */
- Hpq = 0x80, /* High Priority Queue polling */
- };
- enum { /* Imr/Isr */
- Rok = 0x0001, /* Receive OK */
- Rer = 0x0002, /* Receive Error */
- Tok = 0x0004, /* Transmit OK */
- Ter = 0x0008, /* Transmit Error */
- Rdu = 0x0010, /* Receive Descriptor Unavailable */
- Punlc = 0x0020, /* Packet Underrun or Link Change */
- Fovw = 0x0040, /* Receive FIFO Overflow */
- Tdu = 0x0080, /* Transmit Descriptor Unavailable */
- Swint = 0x0100, /* Software Interrupt */
- Timeout = 0x4000, /* Timer */
- Serr = 0x8000, /* System Error */
- };
- enum { /* Tcr */
- MtxdmaSHIFT = 8, /* Max. DMA Burst Size */
- MtxdmaMASK = 0x00000700,
- Mtxdmaunlimited = 0x00000700,
- Acrc = 0x00010000, /* Append CRC (not) */
- Lbk0 = 0x00020000, /* Loopback Test 0 */
- Lbk1 = 0x00040000, /* Loopback Test 1 */
- Ifg2 = 0x00080000, /* Interframe Gap 2 */
- HwveridSHIFT = 23, /* Hardware Version ID */
- HwveridMASK = 0x7C800000,
- Macv01 = 0x00000000, /* RTL8169 */
- Macv02 = 0x00800000, /* RTL8169S/8110S */
- Macv03 = 0x04000000, /* RTL8169S/8110S */
- Macv04 = 0x10000000, /* RTL8169SB/8110SB */
- Macv05 = 0x18000000, /* RTL8169SC/8110SC */
- Macv11 = 0x30000000, /* RTL8168B/8111B */
- Macv12 = 0x38000000, /* RTL8169B/8111B */
- Macv13 = 0x34000000, /* RTL8101E */
- Macv14 = 0x30800000, /* RTL8100E */
- Macv15 = 0x38800000, /* RTL8100E */
- Ifg0 = 0x01000000, /* Interframe Gap 0 */
- Ifg1 = 0x02000000, /* Interframe Gap 1 */
- };
- enum { /* Rcr */
- Aap = 0x00000001, /* Accept All Packets */
- Apm = 0x00000002, /* Accept Physical Match */
- Am = 0x00000004, /* Accept Multicast */
- Ab = 0x00000008, /* Accept Broadcast */
- Ar = 0x00000010, /* Accept Runt */
- Aer = 0x00000020, /* Accept Error */
- Sel9356 = 0x00000040, /* 9356 EEPROM used */
- MrxdmaSHIFT = 8, /* Max. DMA Burst Size */
- MrxdmaMASK = 0x00000700,
- Mrxdmaunlimited = 0x00000700,
- RxfthSHIFT = 13, /* Receive Buffer Length */
- RxfthMASK = 0x0000E000,
- Rxfth256 = 0x00008000,
- Rxfthnone = 0x0000E000,
- Rer8 = 0x00010000, /* Accept Error Packets > 8 bytes */
- MulERINT = 0x01000000, /* Multiple Early Interrupt Select */
- };
- enum { /* Cr9346 */
- Eedo = 0x01, /* */
- Eedi = 0x02, /* */
- Eesk = 0x04, /* */
- Eecs = 0x08, /* */
- Eem0 = 0x40, /* Operating Mode */
- Eem1 = 0x80,
- };
- enum { /* Phyar */
- DataMASK = 0x0000FFFF, /* 16-bit GMII/MII Register Data */
- DataSHIFT = 0,
- RegaddrMASK = 0x001F0000, /* 5-bit GMII/MII Register Address */
- RegaddrSHIFT = 16,
- Flag = 0x80000000, /* */
- };
- enum { /* Phystatus */
- Fd = 0x01, /* Full Duplex */
- Linksts = 0x02, /* Link Status */
- Speed10 = 0x04, /* */
- Speed100 = 0x08, /* */
- Speed1000 = 0x10, /* */
- Rxflow = 0x20, /* */
- Txflow = 0x40, /* */
- Entbi = 0x80, /* */
- };
- enum { /* Cplusc */
- Mulrw = 0x0008, /* PCI Multiple R/W Enable */
- Dac = 0x0010, /* PCI Dual Address Cycle Enable */
- Rxchksum = 0x0020, /* Receive Checksum Offload Enable */
- Rxvlan = 0x0040, /* Receive VLAN De-tagging Enable */
- Endian = 0x0200, /* Endian Mode */
- };
- typedef struct D D; /* Transmit/Receive Descriptor */
- struct D {
- u32int control;
- u32int vlan;
- u32int addrlo;
- u32int addrhi;
- };
- enum { /* Transmit Descriptor control */
- TxflMASK = 0x0000FFFF, /* Transmit Frame Length */
- TxflSHIFT = 0,
- Tcps = 0x00010000, /* TCP Checksum Offload */
- Udpcs = 0x00020000, /* UDP Checksum Offload */
- Ipcs = 0x00040000, /* IP Checksum Offload */
- Lgsen = 0x08000000, /* Large Send */
- };
- enum { /* Receive Descriptor control */
- RxflMASK = 0x00003FFF, /* Receive Frame Length */
- RxflSHIFT = 0,
- Tcpf = 0x00004000, /* TCP Checksum Failure */
- Udpf = 0x00008000, /* UDP Checksum Failure */
- Ipf = 0x00010000, /* IP Checksum Failure */
- Pid0 = 0x00020000, /* Protocol ID0 */
- Pid1 = 0x00040000, /* Protocol ID1 */
- Crce = 0x00080000, /* CRC Error */
- Runt = 0x00100000, /* Runt Packet */
- Res = 0x00200000, /* Receive Error Summary */
- Rwt = 0x00400000, /* Receive Watchdog Timer Expired */
- Fovf = 0x00800000, /* FIFO Overflow */
- Bovf = 0x01000000, /* Buffer Overflow */
- Bar = 0x02000000, /* Broadcast Address Received */
- Pam = 0x04000000, /* Physical Address Matched */
- Mar = 0x08000000, /* Multicast Address Received */
- };
- enum { /* General Descriptor control */
- Ls = 0x10000000, /* Last Segment Descriptor */
- Fs = 0x20000000, /* First Segment Descriptor */
- Eor = 0x40000000, /* End of Descriptor Ring */
- Own = 0x80000000, /* Ownership */
- };
- /*
- */
- enum { /* Ring sizes (<= 1024) */
- Ntd = 32, /* Transmit Ring */
- Nrd = 128, /* Receive Ring */
- Mps = ROUNDUP(ETHERMAXTU+4, 128),
- };
- typedef struct Dtcc Dtcc;
- struct Dtcc {
- u64int txok;
- u64int rxok;
- u64int txer;
- u32int rxer;
- u16int misspkt;
- u16int fae;
- u32int tx1col;
- u32int txmcol;
- u64int rxokph;
- u64int rxokbrd;
- u32int rxokmu;
- u16int txabt;
- u16int txundrn;
- };
- enum { /* Variants */
- Rtl8100e = (0x8136<<16)|0x10EC, /* RTL810[01]E ? */
- Rtl8169c = (0x0116<<16)|0x16EC, /* RTL8169C+ (USR997902) */
- Rtl8169sc = (0x8167<<16)|0x10EC, /* RTL8169SC */
- Rtl8168b = (0x8168<<16)|0x10EC, /* RTL8168B */
- Rtl8169 = (0x8169<<16)|0x10EC, /* RTL8169 */
- };
- typedef struct Ctlr Ctlr;
- typedef struct Ctlr {
- int port;
- Pcidev* pcidev;
- Ctlr* next;
- int active;
- QLock alock; /* attach */
- Lock ilock; /* init */
- int init; /* */
- int pciv; /* */
- int macv; /* MAC version */
- int phyv; /* PHY version */
- Mii* mii;
- Lock tlock; /* transmit */
- D* td; /* descriptor ring */
- Block** tb; /* transmit buffers */
- int ntd;
- int tdh; /* head - producer index (host) */
- int tdt; /* tail - consumer index (NIC) */
- int ntdfree;
- int ntq;
- int mtps; /* Max. Transmit Packet Size */
- Lock rlock; /* receive */
- D* rd; /* descriptor ring */
- Block** rb; /* receive buffers */
- int nrd;
- int rdh; /* head - producer index (NIC) */
- int rdt; /* tail - consumer index (host) */
- int nrdfree;
- int tcr; /* transmit configuration register */
- int rcr; /* receive configuration register */
- int imr;
- QLock slock; /* statistics */
- Dtcc* dtcc;
- uint txdu;
- uint tcpf;
- uint udpf;
- uint ipf;
- uint fovf;
- uint ierrs;
- uint rer;
- uint rdu;
- uint punlc;
- uint fovw;
- } Ctlr;
- static Ctlr* rtl8169ctlrhead;
- static Ctlr* rtl8169ctlrtail;
- #define csr8r(c, r) (inb((c)->port+(r)))
- #define csr16r(c, r) (ins((c)->port+(r)))
- #define csr32r(c, r) (inl((c)->port+(r)))
- #define csr8w(c, r, b) (outb((c)->port+(r), (u8int)(b)))
- #define csr16w(c, r, w) (outs((c)->port+(r), (u16int)(w)))
- #define csr32w(c, r, l) (outl((c)->port+(r), (u32int)(l)))
- static int
- rtl8169miimir(Mii* mii, int pa, int ra)
- {
- uint r;
- int timeo;
- Ctlr *ctlr;
- if(pa != 1)
- return -1;
- ctlr = mii->ctlr;
- r = (ra<<16) & RegaddrMASK;
- csr32w(ctlr, Phyar, r);
- delay(1);
- for(timeo = 0; timeo < 2000; timeo++){
- if((r = csr32r(ctlr, Phyar)) & Flag)
- break;
- microdelay(100);
- }
- if(!(r & Flag))
- return -1;
- return (r & DataMASK)>>DataSHIFT;
- }
- static int
- rtl8169miimiw(Mii* mii, int pa, int ra, int data)
- {
- uint r;
- int timeo;
- Ctlr *ctlr;
- if(pa != 1)
- return -1;
- ctlr = mii->ctlr;
- r = Flag|((ra<<16) & RegaddrMASK)|((data<<DataSHIFT) & DataMASK);
- csr32w(ctlr, Phyar, r);
- delay(1);
- for(timeo = 0; timeo < 2000; timeo++){
- if(!((r = csr32r(ctlr, Phyar)) & Flag))
- break;
- microdelay(100);
- }
- if(r & Flag)
- return -1;
- return 0;
- }
- static int
- rtl8169mii(Ctlr* ctlr)
- {
- MiiPhy *phy;
- /*
- * Link management.
- */
- if((ctlr->mii = malloc(sizeof(Mii))) == nil)
- return -1;
- ctlr->mii->mir = rtl8169miimir;
- ctlr->mii->miw = rtl8169miimiw;
- ctlr->mii->ctlr = ctlr;
- /*
- * Get rev number out of Phyidr2 so can config properly.
- * There's probably more special stuff for Macv0[234] needed here.
- */
- ctlr->phyv = rtl8169miimir(ctlr->mii, 1, Phyidr2) & 0x0F;
- if(ctlr->macv == Macv02){
- csr8w(ctlr, 0x82, 1); /* magic */
- rtl8169miimiw(ctlr->mii, 1, 0x0B, 0x0000); /* magic */
- }
- if(mii(ctlr->mii, (1<<1)) == 0 || (phy = ctlr->mii->curphy) == nil){
- free(ctlr->mii);
- ctlr->mii = nil;
- return -1;
- }
- print("oui %#ux phyno %d, macv = %#8.8ux phyv = %#4.4ux\n",
- phy->oui, phy->phyno, ctlr->macv, ctlr->phyv);
- miiane(ctlr->mii, ~0, ~0, ~0);
- return 0;
- }
- static void
- rtl8169promiscuous(void* arg, int on)
- {
- Ether *edev;
- Ctlr * ctlr;
- edev = arg;
- ctlr = edev->ctlr;
- ilock(&ctlr->ilock);
- if(on)
- ctlr->rcr |= Aap;
- else
- ctlr->rcr &= ~Aap;
- csr32w(ctlr, Rcr, ctlr->rcr);
- iunlock(&ctlr->ilock);
- }
- static void
- rtl8169multicast(void* arg, uchar*, int)
- {
- rtl8169promiscuous(arg, 1);
- }
- static long
- rtl8169ifstat(Ether* edev, void* a, long n, ulong offset)
- {
- char *p;
- Ctlr *ctlr;
- Dtcc *dtcc;
- int i, l, r, timeo;
- ctlr = edev->ctlr;
- qlock(&ctlr->slock);
- p = nil;
- if(waserror()){
- qunlock(&ctlr->slock);
- free(p);
- nexterror();
- }
- csr32w(ctlr, Dtccr+4, 0);
- csr32w(ctlr, Dtccr, PCIWADDR(ctlr->dtcc)|Cmd);
- for(timeo = 0; timeo < 1000; timeo++){
- if(!(csr32r(ctlr, Dtccr) & Cmd))
- break;
- delay(1);
- }
- if(csr32r(ctlr, Dtccr) & Cmd)
- error(Eio);
- dtcc = ctlr->dtcc;
- edev->oerrs = dtcc->txer;
- edev->crcs = dtcc->rxer;
- edev->frames = dtcc->fae;
- edev->buffs = dtcc->misspkt;
- edev->overflows = ctlr->txdu+ctlr->rdu;
- if(n == 0){
- qunlock(&ctlr->slock);
- poperror();
- return 0;
- }
- if((p = malloc(READSTR)) == nil)
- error(Enomem);
- l = snprint(p, READSTR, "TxOk: %llud\n", dtcc->txok);
- l += snprint(p+l, READSTR-l, "RxOk: %llud\n", dtcc->rxok);
- l += snprint(p+l, READSTR-l, "TxEr: %llud\n", dtcc->txer);
- l += snprint(p+l, READSTR-l, "RxEr: %ud\n", dtcc->rxer);
- l += snprint(p+l, READSTR-l, "MissPkt: %ud\n", dtcc->misspkt);
- l += snprint(p+l, READSTR-l, "FAE: %ud\n", dtcc->fae);
- l += snprint(p+l, READSTR-l, "Tx1Col: %ud\n", dtcc->tx1col);
- l += snprint(p+l, READSTR-l, "TxMCol: %ud\n", dtcc->txmcol);
- l += snprint(p+l, READSTR-l, "RxOkPh: %llud\n", dtcc->rxokph);
- l += snprint(p+l, READSTR-l, "RxOkBrd: %llud\n", dtcc->rxokbrd);
- l += snprint(p+l, READSTR-l, "RxOkMu: %ud\n", dtcc->rxokmu);
- l += snprint(p+l, READSTR-l, "TxAbt: %ud\n", dtcc->txabt);
- l += snprint(p+l, READSTR-l, "TxUndrn: %ud\n", dtcc->txundrn);
- l += snprint(p+l, READSTR-l, "txdu: %ud\n", ctlr->txdu);
- l += snprint(p+l, READSTR-l, "tcpf: %ud\n", ctlr->tcpf);
- l += snprint(p+l, READSTR-l, "udpf: %ud\n", ctlr->udpf);
- l += snprint(p+l, READSTR-l, "ipf: %ud\n", ctlr->ipf);
- l += snprint(p+l, READSTR-l, "fovf: %ud\n", ctlr->fovf);
- l += snprint(p+l, READSTR-l, "ierrs: %ud\n", ctlr->ierrs);
- l += snprint(p+l, READSTR-l, "rer: %ud\n", ctlr->rer);
- l += snprint(p+l, READSTR-l, "rdu: %ud\n", ctlr->rdu);
- l += snprint(p+l, READSTR-l, "punlc: %ud\n", ctlr->punlc);
- l += snprint(p+l, READSTR-l, "fovw: %ud\n", ctlr->fovw);
- l += snprint(p+l, READSTR-l, "tcr: %#8.8ux\n", ctlr->tcr);
- l += snprint(p+l, READSTR-l, "rcr: %#8.8ux\n", ctlr->rcr);
- if(ctlr->mii != nil && ctlr->mii->curphy != nil){
- l += snprint(p+l, READSTR, "phy: ");
- for(i = 0; i < NMiiPhyr; i++){
- if(i && ((i & 0x07) == 0))
- l += snprint(p+l, READSTR-l, "\n ");
- r = miimir(ctlr->mii, i);
- l += snprint(p+l, READSTR-l, " %4.4ux", r);
- }
- snprint(p+l, READSTR-l, "\n");
- }
- n = readstr(offset, a, n, p);
- qunlock(&ctlr->slock);
- poperror();
- free(p);
- return n;
- }
- static void
- rtl8169halt(Ctlr* ctlr)
- {
- csr8w(ctlr, Cr, 0);
- csr16w(ctlr, Imr, 0);
- csr16w(ctlr, Isr, ~0);
- }
- static int
- rtl8169reset(Ctlr* ctlr)
- {
- u32int r;
- int timeo;
- /*
- * Soft reset the controller.
- */
- csr8w(ctlr, Cr, Rst);
- for(r = timeo = 0; timeo < 1000; timeo++){
- r = csr8r(ctlr, Cr);
- if(!(r & Rst))
- break;
- delay(1);
- }
- rtl8169halt(ctlr);
- if(r & Rst)
- return -1;
- return 0;
- }
- static void
- rtl8169replenish(Ctlr* ctlr)
- {
- D *d;
- int rdt;
- Block *bp;
- rdt = ctlr->rdt;
- while(NEXT(rdt, ctlr->nrd) != ctlr->rdh){
- d = &ctlr->rd[rdt];
- if(ctlr->rb[rdt] == nil){
- /*
- * Simple allocation for now.
- * This better be aligned on 8.
- */
- bp = iallocb(Mps);
- if(bp == nil){
- iprint("no available buffers\n");
- break;
- }
- ctlr->rb[rdt] = bp;
- d->addrlo = PCIWADDR(bp->rp);
- d->addrhi = 0;
- }
- coherence();
- d->control |= Own|Mps;
- rdt = NEXT(rdt, ctlr->nrd);
- ctlr->nrdfree++;
- }
- ctlr->rdt = rdt;
- }
- static int
- rtl8169init(Ether* edev)
- {
- int i;
- u32int r;
- Block *bp;
- Ctlr *ctlr;
- u8int cplusc;
- ctlr = edev->ctlr;
- ilock(&ctlr->ilock);
- rtl8169halt(ctlr);
- /*
- * MAC Address.
- * Must put chip into config register write enable mode.
- */
- csr8w(ctlr, Cr9346, Eem1|Eem0);
- r = (edev->ea[3]<<24)|(edev->ea[2]<<16)|(edev->ea[1]<<8)|edev->ea[0];
- csr32w(ctlr, Idr0, r);
- r = (edev->ea[5]<<8)|edev->ea[4];
- csr32w(ctlr, Idr0+4, r);
- /*
- * Transmitter.
- */
- memset(ctlr->td, 0, sizeof(D)*ctlr->ntd);
- ctlr->tdh = ctlr->tdt = 0;
- ctlr->td[ctlr->ntd-1].control = Eor;
- /*
- * Receiver.
- * Need to do something here about the multicast filter.
- */
- memset(ctlr->rd, 0, sizeof(D)*ctlr->nrd);
- ctlr->nrdfree = ctlr->rdh = ctlr->rdt = 0;
- ctlr->rd[ctlr->nrd-1].control = Eor;
- for(i = 0; i < ctlr->nrd; i++){
- if((bp = ctlr->rb[i]) != nil){
- ctlr->rb[i] = nil;
- freeb(bp);
- }
- }
- rtl8169replenish(ctlr);
- ctlr->rcr = Rxfthnone|Mrxdmaunlimited|Ab|Apm;
- /*
- * Mtps is in units of 128 except for the RTL8169
- * where is is 32. If using jumbo frames should be
- * set to 0x3F.
- * Setting Mulrw in Cplusc disables the Tx/Rx DMA burst
- * settings in Tcr/Rcr; the (1<<14) is magic.
- */
- ctlr->mtps = HOWMANY(Mps, 128);
- cplusc = csr16r(ctlr, Cplusc) & ~(1<<14);
- cplusc |= /*Rxchksum|*/Mulrw;
- switch(ctlr->macv){
- default:
- return -1;
- case Macv01:
- ctlr->mtps = HOWMANY(Mps, 32);
- break;
- case Macv02:
- case Macv03:
- cplusc |= (1<<14); /* magic */
- break;
- case Macv05:
- /*
- * This is interpreted from clearly bogus code
- * in the manufacturer-supplied driver, it could
- * be wrong. Untested.
- */
- r = csr8r(ctlr, Config2) & 0x07;
- if(r == 0x01) /* 66MHz PCI */
- csr32w(ctlr, 0x7C, 0x0007FFFF); /* magic */
- else
- csr32w(ctlr, 0x7C, 0x0007FF00); /* magic */
- pciclrmwi(ctlr->pcidev);
- break;
- case Macv13:
- /*
- * This is interpreted from clearly bogus code
- * in the manufacturer-supplied driver, it could
- * be wrong. Untested.
- */
- pcicfgw8(ctlr->pcidev, 0x68, 0x00); /* magic */
- pcicfgw8(ctlr->pcidev, 0x69, 0x08); /* magic */
- break;
- case Macv04:
- case Macv11:
- case Macv12:
- case Macv14:
- case Macv15:
- break;
- }
- /*
- * Enable receiver/transmitter.
- * Need to do this first or some of the settings below
- * won't take.
- */
- switch(ctlr->pciv){
- default:
- csr8w(ctlr, Cr, Te|Re);
- csr32w(ctlr, Tcr, Ifg1|Ifg0|Mtxdmaunlimited);
- csr32w(ctlr, Rcr, ctlr->rcr);
- case Rtl8169sc:
- case Rtl8168b:
- break;
- }
- /*
- * Interrupts.
- * Disable Tdu|Tok for now, the transmit routine will tidy.
- * Tdu means the NIC ran out of descriptors to send, so it
- * doesn't really need to ever be on.
- */
- csr32w(ctlr, Timerint, 0);
- ctlr->imr = Serr|Timeout|Fovw|Punlc|Rdu|Ter|Rer|Rok;
- csr16w(ctlr, Imr, ctlr->imr);
- /*
- * Clear missed-packet counter;
- * initial early transmit threshold value;
- * set the descriptor ring base addresses;
- * set the maximum receive packet size;
- * no early-receive interrupts.
- */
- csr32w(ctlr, Mpc, 0);
- csr8w(ctlr, Mtps, ctlr->mtps);
- csr32w(ctlr, Tnpds+4, 0);
- csr32w(ctlr, Tnpds, PCIWADDR(ctlr->td));
- csr32w(ctlr, Rdsar+4, 0);
- csr32w(ctlr, Rdsar, PCIWADDR(ctlr->rd));
- csr16w(ctlr, Rms, Mps);
- r = csr16r(ctlr, Mulint) & 0xF000;
- csr16w(ctlr, Mulint, r);
- csr16w(ctlr, Cplusc, cplusc);
- /*
- * Set configuration.
- */
- switch(ctlr->pciv){
- default:
- break;
- case Rtl8169sc:
- csr16w(ctlr, 0xE2, 0); /* magic */
- csr8w(ctlr, Cr, Te|Re);
- csr32w(ctlr, Tcr, Ifg1|Ifg0|Mtxdmaunlimited);
- csr32w(ctlr, Rcr, ctlr->rcr);
- break;
- case Rtl8168b:
- case Rtl8169c:
- csr16w(ctlr, 0xE2, 0); /* magic */
- csr16w(ctlr, Cplusc, 0x2000); /* magic */
- csr8w(ctlr, Cr, Te|Re);
- csr32w(ctlr, Tcr, Ifg1|Ifg0|Mtxdmaunlimited);
- csr32w(ctlr, Rcr, ctlr->rcr);
- csr16w(ctlr, Rms, 0x0800);
- csr8w(ctlr, Mtps, 0x3F);
- break;
- }
- ctlr->tcr = csr32r(ctlr, Tcr);
- csr8w(ctlr, Cr9346, 0);
- iunlock(&ctlr->ilock);
- // rtl8169mii(ctlr);
- return 0;
- }
- static void
- rtl8169attach(Ether* edev)
- {
- int timeo;
- Ctlr *ctlr;
- ctlr = edev->ctlr;
- qlock(&ctlr->alock);
- if(ctlr->init == 0){
- /*
- * Handle allocation/init errors here.
- */
- ctlr->td = mallocalign(sizeof(D)*Ntd, 256, 0, 0);
- ctlr->tb = malloc(Ntd*sizeof(Block*));
- ctlr->ntd = Ntd;
- ctlr->rd = mallocalign(sizeof(D)*Nrd, 256, 0, 0);
- ctlr->rb = malloc(Nrd*sizeof(Block*));
- ctlr->nrd = Nrd;
- ctlr->dtcc = mallocalign(sizeof(Dtcc), 64, 0, 0);
- rtl8169init(edev);
- ctlr->init = 1;
- }
- qunlock(&ctlr->alock);
- /*
- * Wait for link to be ready.
- */
- for(timeo = 0; timeo < 350; timeo++){
- if(miistatus(ctlr->mii) == 0)
- break;
- delay(100); /* print fewer miistatus messages */
- }
- }
- static void
- rtl8169link(Ether* edev)
- {
- uint r;
- int limit;
- Ctlr *ctlr;
- ctlr = edev->ctlr;
- /*
- * Maybe the link changed - do we care very much?
- * Could stall transmits if no link, maybe?
- */
- if(!((r = csr8r(ctlr, Phystatus)) & Linksts)){
- edev->link = 0;
- return;
- }
- edev->link = 1;
- limit = 256*1024;
- if(r & Speed10){
- edev->mbps = 10;
- limit = 65*1024;
- } else if(r & Speed100)
- edev->mbps = 100;
- else if(r & Speed1000)
- edev->mbps = 1000;
- if(edev->oq != nil)
- qsetlimit(edev->oq, limit);
- }
- static void
- rtl8169transmit(Ether* edev)
- {
- D *d;
- Block *bp;
- Ctlr *ctlr;
- int control, x;
- ctlr = edev->ctlr;
- ilock(&ctlr->tlock);
- for(x = ctlr->tdh; ctlr->ntq > 0; x = NEXT(x, ctlr->ntd)){
- d = &ctlr->td[x];
- if((control = d->control) & Own)
- break;
- /*
- * Check errors and log here.
- */
- USED(control);
- /*
- * Free it up.
- * Need to clean the descriptor here? Not really.
- * Simple freeb for now (no chain and freeblist).
- * Use ntq count for now.
- */
- freeb(ctlr->tb[x]);
- ctlr->tb[x] = nil;
- d->control &= Eor;
- ctlr->ntq--;
- }
- ctlr->tdh = x;
- x = ctlr->tdt;
- while(ctlr->ntq < (ctlr->ntd-1)){
- if((bp = qget(edev->oq)) == nil)
- break;
- d = &ctlr->td[x];
- d->addrlo = PCIWADDR(bp->rp);
- d->addrhi = 0;
- ctlr->tb[x] = bp;
- coherence();
- d->control |= Own|Fs|Ls|((BLEN(bp)<<TxflSHIFT) & TxflMASK);
- x = NEXT(x, ctlr->ntd);
- ctlr->ntq++;
- }
- if(x != ctlr->tdt){
- ctlr->tdt = x;
- csr8w(ctlr, Tppoll, Npq);
- }
- else if(ctlr->ntq >= (ctlr->ntd-1))
- ctlr->txdu++;
- iunlock(&ctlr->tlock);
- }
- static void
- rtl8169receive(Ether* edev)
- {
- D *d;
- int rdh;
- Block *bp;
- Ctlr *ctlr;
- u32int control;
- ctlr = edev->ctlr;
- rdh = ctlr->rdh;
- for(;;){
- d = &ctlr->rd[rdh];
- if(d->control & Own)
- break;
- control = d->control;
- if((control & (Fs|Ls|Res)) == (Fs|Ls)){
- bp = ctlr->rb[rdh];
- ctlr->rb[rdh] = nil;
- bp->wp = bp->rp + ((control & RxflMASK)>>RxflSHIFT)-4;
- bp->next = nil;
- if(control & Fovf)
- ctlr->fovf++;
- switch(control & (Pid1|Pid0)){
- default:
- break;
- case Pid0:
- if(control & Tcpf){
- ctlr->tcpf++;
- break;
- }
- bp->flag |= Btcpck;
- break;
- case Pid1:
- if(control & Udpf){
- ctlr->udpf++;
- break;
- }
- bp->flag |= Budpck;
- break;
- case Pid1|Pid0:
- if(control & Ipf){
- ctlr->ipf++;
- break;
- }
- bp->flag |= Bipck;
- break;
- }
- etheriq(edev, bp, 1);
- }
- else{
- /*
- * Error stuff here.
- print("control %#8.8ux\n", control);
- */
- }
- d->control &= Eor;
- ctlr->nrdfree--;
- rdh = NEXT(rdh, ctlr->nrd);
- if(ctlr->nrdfree < ctlr->nrd/2)
- rtl8169replenish(ctlr);
- }
- ctlr->rdh = rdh;
- }
- static void
- rtl8169interrupt(Ureg*, void* arg)
- {
- Ctlr *ctlr;
- Ether *edev;
- u32int isr;
- edev = arg;
- ctlr = edev->ctlr;
- while((isr = csr16r(ctlr, Isr)) != 0 && isr != 0xFFFF){
- csr16w(ctlr, Isr, isr);
- if((isr & ctlr->imr) == 0)
- break;
- if(isr & (Fovw|Punlc|Rdu|Rer|Rok)){
- rtl8169receive(edev);
- if(!(isr & (Punlc|Rok)))
- ctlr->ierrs++;
- if(isr & Rer)
- ctlr->rer++;
- if(isr & Rdu)
- ctlr->rdu++;
- if(isr & Punlc)
- ctlr->punlc++;
- if(isr & Fovw)
- ctlr->fovw++;
- isr &= ~(Fovw|Rdu|Rer|Rok);
- }
- if(isr & (Tdu|Ter|Tok)){
- rtl8169transmit(edev);
- isr &= ~(Tdu|Ter|Tok);
- }
- if(isr & Punlc){
- rtl8169link(edev);
- isr &= ~Punlc;
- }
- /*
- * Some of the reserved bits get set sometimes...
- */
- if(isr & (Serr|Timeout|Tdu|Fovw|Punlc|Rdu|Ter|Tok|Rer|Rok))
- panic("rtl8169interrupt: imr %#4.4ux isr %#4.4ux\n",
- csr16r(ctlr, Imr), isr);
- }
- }
- static void
- rtl8169pci(void)
- {
- Pcidev *p;
- Ctlr *ctlr;
- int i, port;
- p = nil;
- while(p = pcimatch(p, 0, 0)){
- if(p->ccrb != 0x02 || p->ccru != 0)
- continue;
- switch(i = ((p->did<<16)|p->vid)){
- default:
- continue;
- case Rtl8100e: /* RTL810[01]E ? */
- case Rtl8169c: /* RTL8169C */
- case Rtl8169sc: /* RTL8169SC */
- case Rtl8168b: /* RTL8168B */
- case Rtl8169: /* RTL8169 */
- break;
- case (0xC107<<16)|0x1259: /* Corega CG-LAPCIGT */
- i = Rtl8169;
- break;
- }
- port = p->mem[0].bar & ~0x01;
- if(ioalloc(port, p->mem[0].size, 0, "rtl8169") < 0){
- print("rtl8169: port %#ux in use\n", port);
- continue;
- }
- ctlr = malloc(sizeof(Ctlr));
- ctlr->port = port;
- ctlr->pcidev = p;
- ctlr->pciv = i;
- if(pcigetpms(p) > 0){
- pcisetpms(p, 0);
- for(i = 0; i < 6; i++)
- pcicfgw32(p, PciBAR0+i*4, p->mem[i].bar);
- pcicfgw8(p, PciINTL, p->intl);
- pcicfgw8(p, PciLTR, p->ltr);
- pcicfgw8(p, PciCLS, p->cls);
- pcicfgw16(p, PciPCR, p->pcr);
- }
- if(rtl8169reset(ctlr)){
- iofree(port);
- free(ctlr);
- continue;
- }
- /*
- * Extract the chip hardware version,
- * needed to configure each properly.
- */
- ctlr->macv = csr32r(ctlr, Tcr) & HwveridMASK;
- rtl8169mii(ctlr);
- pcisetbme(p);
- if(rtl8169ctlrhead != nil)
- rtl8169ctlrtail->next = ctlr;
- else
- rtl8169ctlrhead = ctlr;
- rtl8169ctlrtail = ctlr;
- }
- }
- static int
- rtl8169pnp(Ether* edev)
- {
- u32int r;
- Ctlr *ctlr;
- uchar ea[Eaddrlen];
- if(rtl8169ctlrhead == nil)
- rtl8169pci();
- /*
- * Any adapter matches if no edev->port is supplied,
- * otherwise the ports must match.
- */
- for(ctlr = rtl8169ctlrhead; ctlr != nil; ctlr = ctlr->next){
- if(ctlr->active)
- continue;
- if(edev->port == 0 || edev->port == ctlr->port){
- ctlr->active = 1;
- break;
- }
- }
- if(ctlr == nil)
- return -1;
- edev->ctlr = ctlr;
- edev->port = ctlr->port;
- edev->irq = ctlr->pcidev->intl;
- edev->tbdf = ctlr->pcidev->tbdf;
- edev->mbps = 100;
- /*
- * Check if the adapter's station address is to be overridden.
- * If not, read it from the device and set in edev->ea.
- */
- memset(ea, 0, Eaddrlen);
- if(memcmp(ea, edev->ea, Eaddrlen) == 0){
- r = csr32r(ctlr, Idr0);
- edev->ea[0] = r;
- edev->ea[1] = r>>8;
- edev->ea[2] = r>>16;
- edev->ea[3] = r>>24;
- r = csr32r(ctlr, Idr0+4);
- edev->ea[4] = r;
- edev->ea[5] = r>>8;
- }
- edev->attach = rtl8169attach;
- edev->transmit = rtl8169transmit;
- edev->interrupt = rtl8169interrupt;
- edev->ifstat = rtl8169ifstat;
- edev->arg = edev;
- edev->promiscuous = rtl8169promiscuous;
- edev->multicast = rtl8169multicast;
- // edev->shutdown = rtl8169shutdown;
- rtl8169link(edev);
- return 0;
- }
- void
- ether8169link(void)
- {
- addethercard("rtl8169", rtl8169pnp);
- }
|