1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164 |
- /*
- * This file is part of the UCB release of Plan 9. It is subject to the license
- * terms in the LICENSE file found in the top-level directory of this
- * distribution and at http://akaros.cs.berkeley.edu/files/Plan9License. No
- * part of the UCB release of Plan 9, including this file, may be copied,
- * modified, propagated, or distributed except according to the terms contained
- * in the LICENSE file.
- */
- /*
- * Intel 8256[367], 8257[1-9], 82573[ev],
- * 82575eb, 82576, 82577, 82579, 8258[03]
- * Gigabit Ethernet PCI-Express Controllers
- * Coraid EtherDrive® hba
- * This rewrite has only been tested on 82579
- */
- #include "u.h"
- #include "../port/lib.h"
- #include "mem.h"
- #include "dat.h"
- #include "fns.h"
- #include "io.h"
- #include "../port/error.h"
- #include "../port/netif.h"
- #include "etherif.h"
- /*
- * note: the 82575, 82576 and 82580 are operated using registers aliased
- * to the 82563-style architecture. many features seen in the 82598
- * are also seen in the 82575 part.
- */
- enum {
- /* General */
- Ctrl = 0x0000, /* Device Control */
- Status = 0x0008, /* Device Status */
- Eec = 0x0010, /* EEPROM/Flash Control/Data */
- Eerd = 0x0014, /* EEPROM Read */
- Ctrlext = 0x0018, /* Extended Device Control */
- Fla = 0x001C, /* Flash Access */
- Mdic = 0x0020, /* MDI Control */
- Seresctl = 0x0024, /* Serdes ana */
- Fcal = 0x0028, /* Flow Control Address Low */
- Fcah = 0x002C, /* Flow Control Address High */
- Fct = 0x0030, /* Flow Control Type */
- Kumctrlsta = 0x0034, /* Kumeran Control and Status Register */
- Vet = 0x0038, /* VLAN EtherType */
- Fcttv = 0x0170, /* Flow Control Transmit Timer Value */
- Txcw = 0x0178, /* Transmit Configuration Word */
- Rxcw = 0x0180, /* Receive Configuration Word */
- Ledctl = 0x0E00, /* LED control */
- Pba = 0x1000, /* Packet Buffer Allocation */
- Pbs = 0x1008, /* Packet Buffer Size */
- /* Interrupt */
- Icr = 0x00C0, /* Interrupt Cause Read */
- Itr = 0x00C4, /* Interrupt Throttling Rate */
- Ics = 0x00C8, /* Interrupt Cause Set */
- Ims = 0x00D0, /* Interrupt Mask Set/Read */
- Imc = 0x00D8, /* Interrupt mask Clear */
- Iam = 0x00E0, /* Interrupt acknowledge Auto Mask */
- Eitr = 0x1680, /* Extended itr; 82575/6 80 only */
- /* Receive */
- Rctl = 0x0100, /* Control */
- Ert = 0x2008, /* Early Receive Threshold (573[EVL], 82578 only) */
- Fcrtl = 0x2160, /* Flow Control RX Threshold Low */
- Fcrth = 0x2168, /* Flow Control Rx Threshold High */
- Psrctl = 0x2170, /* Packet Split Receive Control */
- Drxmxod = 0x2540, /* dma max outstanding bytes (82575) */
- Rdbal = 0x2800, /* Rdesc Base Address Low Queue 0 */
- Rdbah = 0x2804, /* Rdesc Base Address High Queue 0 */
- Rdlen = 0x2808, /* Descriptor Length Queue 0 */
- Srrctl = 0x280C, /* split and replication rx control (82575) */
- Rdh = 0x2810, /* Descriptor Head Queue 0 */
- Rdt = 0x2818, /* Descriptor Tail Queue 0 */
- Rdtr = 0x2820, /* Descriptor Timer Ring */
- Rxdctl = 0x2828, /* Descriptor Control */
- Radv = 0x282C, /* Interrupt Absolute Delay Timer */
- Rdbal1 = 0x2900, /* Rdesc Base Address Low Queue 1 */
- Rdbah1 = 0x2804, /* Rdesc Base Address High Queue 1 */
- Rdlen1 = 0x2908, /* Descriptor Length Queue 1 */
- Rdh1 = 0x2910, /* Descriptor Head Queue 1 */
- Rdt1 = 0x2918, /* Descriptor Tail Queue 1 */
- Rxdctl1 = 0x2928, /* Descriptor Control Queue 1 */
- Rsrpd = 0x2C00, /* Small Packet Detect */
- Raid = 0x2C08, /* ACK interrupt delay */
- Cpuvec = 0x2C10, /* CPU Vector */
- Rxcsum = 0x5000, /* Checksum Control */
- Rmpl = 0x5004, /* rx maximum packet length (82575) */
- Rfctl = 0x5008, /* Filter Control */
- Mta = 0x5200, /* Multicast Table Array */
- Ral = 0x5400, /* Receive Address Low */
- Rah = 0x5404, /* Receive Address High */
- Vfta = 0x5600, /* VLAN Filter Table Array */
- Mrqc = 0x5818, /* Multiple Receive Queues Command */
- Rssim = 0x5864, /* RSS Interrupt Mask */
- Rssir = 0x5868, /* RSS Interrupt Request */
- Reta = 0x5c00, /* Redirection Table */
- Rssrk = 0x5c80, /* RSS Random Key */
- /* Transmit */
- Tctl = 0x0400, /* Transmit Control */
- Tipg = 0x0410, /* Transmit IPG */
- Tkabgtxd = 0x3004, /* glci afe band gap transmit ref data, or something */
- Tdbal = 0x3800, /* Tdesc Base Address Low */
- Tdbah = 0x3804, /* Tdesc Base Address High */
- Tdlen = 0x3808, /* Descriptor Length */
- Tdh = 0x3810, /* Descriptor Head */
- Tdt = 0x3818, /* Descriptor Tail */
- Tidv = 0x3820, /* Interrupt Delay Value */
- Txdctl = 0x3828, /* Descriptor Control */
- Tadv = 0x382C, /* Interrupt Absolute Delay Timer */
- Tarc0 = 0x3840, /* Arbitration Counter Queue 0 */
- Tdbal1 = 0x3900, /* Descriptor Base Low Queue 1 */
- Tdbah1 = 0x3904, /* Descriptor Base High Queue 1 */
- Tdlen1 = 0x3908, /* Descriptor Length Queue 1 */
- Tdh1 = 0x3910, /* Descriptor Head Queue 1 */
- Tdt1 = 0x3918, /* Descriptor Tail Queue 1 */
- Txdctl1 = 0x3928, /* Descriptor Control 1 */
- Tarc1 = 0x3940, /* Arbitration Counter Queue 1 */
- /* Statistics */
- Statistics = 0x4000, /* Start of Statistics Area */
- Gorcl = 0x88/4, /* Good Octets Received Count */
- Gotcl = 0x90/4, /* Good Octets Transmitted Count */
- Torl = 0xC0/4, /* Total Octets Received */
- Totl = 0xC8/4, /* Total Octets Transmitted */
- Nstatistics = 0x124/4,
- };
- enum { /* Ctrl */
- GIOmd = 1<<2, /* BIO master disable */
- Lrst = 1<<3, /* link reset */
- Slu = 1<<6, /* Set Link Up */
- SspeedMASK = 3<<8, /* Speed Selection */
- SspeedSHIFT = 8,
- Sspeed10 = 0x00000000, /* 10Mb/s */
- Sspeed100 = 0x00000100, /* 100Mb/s */
- Sspeed1000 = 0x00000200, /* 1000Mb/s */
- Frcspd = 1<<11, /* Force Speed */
- Frcdplx = 1<<12, /* Force Duplex */
- SwdpinsloMASK = 0x003C0000, /* Software Defined Pins - lo nibble */
- SwdpinsloSHIFT = 18,
- SwdpioloMASK = 0x03C00000, /* Software Defined Pins - I or O */
- SwdpioloSHIFT = 22,
- Devrst = 1<<26, /* Device Reset */
- Rfce = 1<<27, /* Receive Flow Control Enable */
- Tfce = 1<<28, /* Transmit Flow Control Enable */
- Vme = 1<<30, /* VLAN Mode Enable */
- Phyrst = 1<<31, /* Phy Reset */
- };
- enum { /* Status */
- Lu = 1<<1, /* Link Up */
- Lanid = 3<<2, /* mask for Lan ID. */
- Txoff = 1<<4, /* Transmission Paused */
- Tbimode = 1<<5, /* TBI Mode Indication */
- Phyra = 1<<10, /* PHY Reset Asserted */
- GIOme = 1<<19, /* GIO Master Enable Status */
- };
- enum { /* Eerd */
- EEstart = 1<<0, /* Start Read */
- EEdone = 1<<1, /* Read done */
- };
- enum { /* Ctrlext */
- Asdchk = 1<<12, /* ASD Check */
- Eerst = 1<<13, /* EEPROM Reset */
- Spdbyps = 1<<15, /* Speed Select Bypass */
- Linkmode = 3<<23, /* linkmode */
- Serdes = 3<<23, /* " serdes */
- };
- enum { /* EEPROM content offsets */
- Ea = 0x00, /* Ethernet Address */
- Cf = 0x03, /* Compatibility Field */
- Icw1 = 0x0A, /* Initialization Control Word 1 */
- Sid = 0x0B, /* Subsystem ID */
- Svid = 0x0C, /* Subsystem Vendor ID */
- Did = 0x0D, /* Device ID */
- Vid = 0x0E, /* Vendor ID */
- Icw2 = 0x0F, /* Initialization Control Word 2 */
- };
- enum { /* Mdic */
- MDIdMASK = 0x0000FFFF, /* Data */
- MDIdSHIFT = 0,
- MDIrMASK = 0x001F0000, /* PHY Register Address */
- MDIrSHIFT = 16,
- MDIpMASK = 0x03E00000, /* PHY Address */
- MDIpSHIFT = 21,
- MDIwop = 0x04000000, /* Write Operation */
- MDIrop = 0x08000000, /* Read Operation */
- MDIready = 0x10000000, /* End of Transaction */
- MDIie = 0x20000000, /* Interrupt Enable */
- MDIe = 0x40000000, /* Error */
- };
- enum { /* phy interface registers */
- Phyctl = 0, /* phy ctl */
- Physsr = 17, /* phy secondary status */
- Phyier = 18, /* 82573 phy interrupt enable */
- Phyisr = 19, /* 82563 phy interrupt status */
- Phylhr = 19, /* 8257[12] link health */
- Phyprst = 193<<8 | 17, /* 8256[34] phy port reset */
- Phypage = 22, /* 8256[34] page register */
- Phystat = 26, /* 82580 phy status */
- Phyapage = 29,
- Rtlink = 1<<10, /* realtime link status */
- Phyan = 1<<11, /* phy has auto-negotiated */
- /* Phyctl bits */
- Ran = 1<<9, /* restart auto-negotiation */
- Ean = 1<<12, /* enable auto-negotiation */
- /* Phyprst bits */
- Prst = 1<<0, /* reset the port */
- /* 82573 Phyier bits */
- Lscie = 1<<10, /* link status changed ie */
- Ancie = 1<<11, /* auto-negotiation complete ie */
- Spdie = 1<<14, /* speed changed ie */
- Panie = 1<<15, /* phy auto-negotiation error ie */
- /* Phylhr/Phyisr bits */
- Anf = 1<<6, /* lhr: auto-negotiation fault */
- Ane = 1<<15, /* isr: auto-negotiation error */
- /* 82580 Phystat bits */
- Ans = 1<<14 | 1<<15, /* 82580 auto-negotiation status */
- Link = 1<<6, /* 82580 Link */
- /* Rxcw builtin serdes */
- Anc = 1<<31,
- Rxsynch = 1<<30,
- Rxcfg = 1<<29,
- Rxcfgch = 1<<28,
- Rxcfgbad = 1<<27,
- Rxnc = 1<<26,
- /* Txcw */
- Txane = 1<<31,
- Txcfg = 1<<30,
- };
- enum { /* fiber (pcs) interface */
- Pcsctl = 0x4208, /* pcs control */
- Pcsstat = 0x420c, /* pcs status */
- /* Pcsctl bits */
- Pan = 1<<16, /* auto-negotiate */
- Prestart = 1<<17, /* restart an (self clearing) */
- /* Pcsstat bits */
- Linkok = 1<<0, /* link is okay */
- Andone = 1<<16, /* an phase is done see below for success */
- Anbad = 1<<19 | 1<<20, /* Anerror | Anremfault */
- };
- enum { /* Icr, Ics, Ims, Imc */
- Txdw = 0x00000001, /* Transmit Descriptor Written Back */
- Txqe = 0x00000002, /* Transmit Queue Empty */
- Lsc = 0x00000004, /* Link Status Change */
- Rxseq = 0x00000008, /* Receive Sequence Error */
- Rxdmt0 = 0x00000010, /* Rdesc Minimum Threshold Reached */
- Rxo = 0x00000040, /* Receiver Overrun */
- Rxt0 = 0x00000080, /* Receiver Timer Interrupt; !82575/6/80 only */
- Rxdw = 0x00000080, /* Rdesc write back; 82575/6/80 only */
- Mdac = 0x00000200, /* MDIO Access Completed */
- Rxcfgsets = 0x00000400, /* Receiving /C/ ordered sets */
- Gpi0 = 0x00000800, /* General Purpose Interrupts */
- Gpi1 = 0x00001000,
- Gpi2 = 0x00002000,
- Gpi3 = 0x00004000,
- Ack = 0x00020000, /* Receive ACK frame */
- };
- enum { /* Txcw */
- TxcwFd = 0x00000020, /* Full Duplex */
- TxcwHd = 0x00000040, /* Half Duplex */
- TxcwPauseMASK = 0x00000180, /* Pause */
- TxcwPauseSHIFT = 7,
- TxcwPs = 1<<TxcwPauseSHIFT, /* Pause Supported */
- TxcwAs = 2<<TxcwPauseSHIFT, /* Asymmetric FC desired */
- TxcwRfiMASK = 0x00003000, /* Remote Fault Indication */
- TxcwRfiSHIFT = 12,
- TxcwNpr = 0x00008000, /* Next Page Request */
- TxcwConfig = 0x40000000, /* Transmit Config Control */
- TxcwAne = 0x80000000, /* Auto-Negotiation Enable */
- };
- enum { /* Rctl */
- Rrst = 0x00000001, /* Receiver Software Reset */
- Ren = 0x00000002, /* Receiver Enable */
- Sbp = 0x00000004, /* Store Bad Packets */
- Upe = 0x00000008, /* Unicast Promiscuous Enable */
- Mpe = 0x00000010, /* Multicast Promiscuous Enable */
- Lpe = 0x00000020, /* Long Packet Reception Enable */
- LbmMASK = 0x000000C0, /* Loopback Mode */
- LbmOFF = 0x00000000, /* No Loopback */
- LbmTBI = 0x00000040, /* TBI Loopback */
- LbmMII = 0x00000080, /* GMII/MII Loopback */
- LbmXCVR = 0x000000C0, /* Transceiver Loopback */
- RdtmsHALF = 0x00000000, /* Threshold is 1/2 Rdlen */
- RdtmsQUARTER = 0x00000100, /* Threshold is 1/4 Rdlen */
- RdtmsEIGHTH = 0x00000200, /* Threshold is 1/8 Rdlen */
- RdtmsMASK = 0x00000300, /* Rdesc Minimum Threshold Size */
- MoMASK = 0x00003000, /* Multicast Offset */
- Bam = 0x00008000, /* Broadcast Accept Mode */
- BsizeMASK = 0x00030000, /* Receive Buffer Size */
- Bsize16384 = 0x00010000, /* Bsex = 1 */
- Bsize8192 = 0x00020000, /* Bsex = 1 */
- Bsize2048 = 0x00000000,
- Bsize1024 = 0x00010000,
- Bsize512 = 0x00020000,
- Bsize256 = 0x00030000,
- BsizeFlex = 0x08000000, /* Flexible Bsize in 1KB increments */
- Vfe = 0x00040000, /* VLAN Filter Enable */
- Cfien = 0x00080000, /* Canonical Form Indicator Enable */
- Cfi = 0x00100000, /* Canonical Form Indicator value */
- Dpf = 0x00400000, /* Discard Pause Frames */
- Pmcf = 0x00800000, /* Pass MAC Control Frames */
- Bsex = 0x02000000, /* Buffer Size Extension */
- Secrc = 0x04000000, /* Strip CRC from incoming packet */
- };
- enum { /* Srrctl */
- Dropen = 1<<31,
- };
- enum { /* Tctl */
- Trst = 0x00000001, /* Transmitter Software Reset */
- Ten = 0x00000002, /* Transmit Enable */
- Psp = 0x00000008, /* Pad Short Packets */
- Mulr = 0x10000000, /* Allow multiple concurrent requests */
- CtMASK = 0x00000FF0, /* Collision Threshold */
- CtSHIFT = 4,
- ColdMASK = 0x003FF000, /* Collision Distance */
- ColdSHIFT = 12,
- Swxoff = 0x00400000, /* Sofware XOFF Transmission */
- Pbe = 0x00800000, /* Packet Burst Enable */
- Rtlc = 0x01000000, /* Re-transmit on Late Collision */
- Nrtu = 0x02000000, /* No Re-transmit on Underrrun */
- };
- enum { /* [RT]xdctl */
- PthreshMASK = 0x0000003F, /* Prefetch Threshold */
- PthreshSHIFT = 0,
- HthreshMASK = 0x00003F00, /* Host Threshold */
- HthreshSHIFT = 8,
- WthreshMASK = 0x003F0000, /* Writeback Threshold */
- WthreshSHIFT = 16,
- Gran = 0x01000000, /* Granularity; not 82575 */
- Qenable = 0x02000000, /* Queue Enable (82575) */
- };
- enum { /* Rxcsum */
- PcssMASK = 0x00FF, /* Packet Checksum Start */
- PcssSHIFT = 0,
- Ipofl = 0x0100, /* IP Checksum Off-load Enable */
- Tuofl = 0x0200, /* TCP/UDP Checksum Off-load Enable */
- };
- enum { /* Receive Delay Timer Ring */
- DelayMASK = 0xFFFF, /* delay timer in 1.024nS increments */
- DelaySHIFT = 0,
- Fpd = 0x80000000, /* Flush partial Descriptor Block */
- };
- typedef struct Rd { /* Receive Descriptor */
- uint32_t addr[2];
- uint16_t length;
- uint16_t checksum;
- uint8_t status;
- uint8_t errors;
- uint16_t special;
- } Rd;
- enum { /* Rd status */
- Rdd = 0x01, /* Descriptor Done */
- Reop = 0x02, /* End of Packet */
- Ixsm = 0x04, /* Ignore Checksum Indication */
- Vp = 0x08, /* Packet is 802.1Q (matched VET) */
- Tcpcs = 0x20, /* TCP Checksum Calculated on Packet */
- Ipcs = 0x40, /* IP Checksum Calculated on Packet */
- Pif = 0x80, /* Passed in-exact filter */
- };
- enum { /* Rd errors */
- Ce = 0x01, /* CRC Error or Alignment Error */
- Se = 0x02, /* Symbol Error */
- Seq = 0x04, /* Sequence Error */
- Cxe = 0x10, /* Carrier Extension Error */
- Tcpe = 0x20, /* TCP/UDP Checksum Error */
- Ipe = 0x40, /* IP Checksum Error */
- Rxe = 0x80, /* RX Data Error */
- };
- typedef struct { /* Transmit Descriptor */
- uint32_t addr[2]; /* Data */
- uint32_t control;
- uint32_t status;
- } Td;
- enum { /* Tdesc control */
- LenMASK = 0x000FFFFF, /* Data/Packet Length Field */
- LenSHIFT = 0,
- DtypeCD = 0x00000000, /* Data Type 'Context Descriptor' */
- DtypeDD = 0x00100000, /* Data Type 'Data Descriptor' */
- PtypeTCP = 0x01000000, /* TCP/UDP Packet Type (CD) */
- Teop = 0x01000000, /* End of Packet (DD) */
- PtypeIP = 0x02000000, /* IP Packet Type (CD) */
- Ifcs = 0x02000000, /* Insert FCS (DD) */
- Tse = 0x04000000, /* TCP Segmentation Enable */
- Rs = 0x08000000, /* Report Status */
- Rps = 0x10000000, /* Report Status Sent */
- Dext = 0x20000000, /* Descriptor Extension */
- Vle = 0x40000000, /* VLAN Packet Enable */
- Ide = 0x80000000, /* Interrupt Delay Enable */
- };
- enum { /* Tdesc status */
- Tdd = 0x0001, /* Descriptor Done */
- Ec = 0x0002, /* Excess Collisions */
- Lc = 0x0004, /* Late Collision */
- Tu = 0x0008, /* Transmit Underrun */
- CssMASK = 0xFF00, /* Checksum Start Field */
- CssSHIFT = 8,
- };
- typedef struct {
- uint16_t *reg;
- uint32_t *reg32;
- int sz;
- } Flash;
- enum {
- /* 16 and 32-bit flash registers for ich flash parts */
- Bfpr = 0x00/4, /* flash base 0:12; lim 16:28 */
- Fsts = 0x04/2, /* flash status; Hsfsts */
- Fctl = 0x06/2, /* flash control; Hsfctl */
- Faddr = 0x08/4, /* flash address to r/w */
- Fdata = 0x10/4, /* data @ address */
- /* status register */
- Fdone = 1<<0, /* flash cycle done */
- Fcerr = 1<<1, /* cycle error; write 1 to clear */
- Ael = 1<<2, /* direct access error log; 1 to clear */
- Scip = 1<<5, /* spi cycle in progress */
- Fvalid = 1<<14, /* flash descriptor valid */
- /* control register */
- Fgo = 1<<0, /* start cycle */
- Flcycle = 1<<1, /* two bits: r=0; w=2 */
- Fdbc = 1<<8, /* bytes to read; 5 bits */
- };
- enum {
- Nrd = 256, /* power of two */
- Ntd = 128, /* power of two */
- Nrb = 512, /* private receive buffers per Ctlr */
- };
- /*
- * cavet emptor: 82577/78 have been entered speculatively.
- * awating datasheet from intel.
- */
- enum {
- Iany = -1,
- i82563,
- i82566,
- i82567,
- i82567m,
- i82571,
- i82572,
- i82573,
- i82574,
- i82575,
- i82576,
- i82577,
- i82577m,
- i82578,
- i82578m,
- i82579,
- i82580,
- i82583,
- Nctlrtype,
- };
- enum {
- Fload = 1<<0,
- Fert = 1<<1,
- F75 = 1<<2,
- Fpba = 1<<3,
- Fflashea = 1<<4,
- };
- typedef struct Ctlrtype Ctlrtype;
- struct Ctlrtype {
- int type;
- int mtu;
- int flag;
- char *name;
- };
- static Ctlrtype cttab[Nctlrtype] = {
- i82563, 9014, Fpba, "i82563",
- i82566, 1514, Fload, "i82566",
- i82567, 9234, Fload, "i82567",
- i82567m, 1514, 0, "i82567m",
- i82571, 9234, Fpba, "i82571",
- i82572, 9234, Fpba, "i82572",
- i82573, 8192, Fert, "i82573", /* terrible perf above 8k */
- i82574, 9018, 0, "i82574",
- i82575, 9728, F75|Fflashea, "i82575",
- i82576, 9728, F75, "i82576",
- i82577, 4096, Fload|Fert, "i82577",
- i82577m, 1514, Fload|Fert, "i82577",
- i82578, 4096, Fload|Fert, "i82578",
- i82578m, 1514, Fload|Fert, "i82578",
- i82579, 9018, Fload|Fert, "i82579",
- i82580, 9728, F75, "i82580",
- i82583, 1514, 0, "i82583",
- };
- typedef struct Ctlr Ctlr;
- struct Ctlr {
- uintmem port;
- Pcidev *pcidev;
- Ctlr *next;
- Ether *edev;
- int active;
- int type;
- uint16_t eeprom[0x40];
- QLock alock; /* attach */
- int attached;
- int nrd;
- int ntd;
- int nrb; /* how many this Ctlr has in the pool */
- uint rbsz;
- int *nic;
- Lock imlock;
- int im; /* interrupt mask */
- Rendez lrendez;
- int lim;
- QLock slock;
- uint statistics[Nstatistics];
- uint lsleep;
- uint lintr;
- uint rsleep;
- uint rintr;
- uint txdw;
- uint tintr;
- uint ixsm;
- uint ipcs;
- uint tcpcs;
- uint speeds[4];
- uint phyerrata;
- uint8_t ra[Eaddrlen]; /* receive address */
- uint32_t mta[128]; /* multicast table array */
- Rendez rrendez;
- int rim;
- int rdfree;
- Rd *rdba; /* receive descriptor base address */
- Block **rb; /* receive buffers */
- int rdh; /* receive descriptor head */
- int rdt; /* receive descriptor tail */
- int rdtr; /* receive delay timer ring value */
- int radv; /* receive interrupt absolute delay timer */
- Rendez trendez;
- QLock tlock;
- int tbusy;
- Td *tdba; /* transmit descriptor base address */
- Block **tb; /* transmit buffers */
- int tdh; /* transmit descriptor head */
- int tdt; /* transmit descriptor tail */
- int fcrtl;
- int fcrth;
- uint pba; /* packet buffer allocation */
- };
- #define csr32r(c, r) (*((c)->nic+((r)/4)))
- #define csr32w(c, r, v) (*((c)->nic+((r)/4)) = (v))
- static Ctlr* i82563ctlrhead;
- static Ctlr* i82563ctlrtail;
- static Lock i82563rblock; /* free receive Blocks */
- static Block* i82563rbpool;
- static char *statistics[Nstatistics] = {
- "CRC Error",
- "Alignment Error",
- "Symbol Error",
- "RX Error",
- "Missed Packets",
- "Single Collision",
- "Excessive Collisions",
- "Multiple Collision",
- "Late Collisions",
- nil,
- "Collision",
- "Transmit Underrun",
- "Defer",
- "Transmit - No CRS",
- "Sequence Error",
- "Carrier Extension Error",
- "Receive Error Length",
- nil,
- "XON Received",
- "XON Transmitted",
- "XOFF Received",
- "XOFF Transmitted",
- "FC Received Unsupported",
- "Packets Received (64 Bytes)",
- "Packets Received (65-127 Bytes)",
- "Packets Received (128-255 Bytes)",
- "Packets Received (256-511 Bytes)",
- "Packets Received (512-1023 Bytes)",
- "Packets Received (1024-mtu Bytes)",
- "Good Packets Received",
- "Broadcast Packets Received",
- "Multicast Packets Received",
- "Good Packets Transmitted",
- nil,
- "Good Octets Received",
- nil,
- "Good Octets Transmitted",
- nil,
- nil,
- nil,
- "Receive No Buffers",
- "Receive Undersize",
- "Receive Fragment",
- "Receive Oversize",
- "Receive Jabber",
- "Management Packets Rx",
- "Management Packets Drop",
- "Management Packets Tx",
- "Total Octets Received",
- nil,
- "Total Octets Transmitted",
- nil,
- "Total Packets Received",
- "Total Packets Transmitted",
- "Packets Transmitted (64 Bytes)",
- "Packets Transmitted (65-127 Bytes)",
- "Packets Transmitted (128-255 Bytes)",
- "Packets Transmitted (256-511 Bytes)",
- "Packets Transmitted (512-1023 Bytes)",
- "Packets Transmitted (1024-mtu Bytes)",
- "Multicast Packets Transmitted",
- "Broadcast Packets Transmitted",
- "TCP Segmentation Context Transmitted",
- "TCP Segmentation Context Fail",
- "Interrupt Assertion",
- "Interrupt Rx Pkt Timer",
- "Interrupt Rx Abs Timer",
- "Interrupt Tx Pkt Timer",
- "Interrupt Tx Abs Timer",
- "Interrupt Tx Queue Empty",
- "Interrupt Tx Desc Low",
- "Interrupt Rx Min",
- "Interrupt Rx Overrun",
- };
- static char*
- cname(Ctlr* c)
- {
- if (c->type == Iany)
- return "any";
- return cttab[c->type].name;
- }
- static int32_t
- i82563ifstat(Ether *edev, void *a, int32_t n, uint32_t offset)
- {
- Ctlr *ctlr;
- char *s, *p, *e, *stat;
- int i, r;
- uint64_t tuvl, ruvl;
- ctlr = edev->ctlr;
- qlock(&ctlr->slock);
- p = s = malloc(READSTR);
- if(p == nil) {
- qunlock(&ctlr->slock);
- error(Enomem);
- }
- e = p + READSTR;
- for(i = 0; i < Nstatistics; i++){
- r = csr32r(ctlr, Statistics + i*4);
- if((stat = statistics[i]) == nil)
- continue;
- switch(i){
- case Gorcl:
- case Gotcl:
- case Torl:
- case Totl:
- ruvl = r;
- ruvl += (uint64_t)csr32r(ctlr, Statistics+(i+1)*4) << 32;
- tuvl = ruvl;
- tuvl += ctlr->statistics[i];
- tuvl += (uint64_t)ctlr->statistics[i+1] << 32;
- if(tuvl == 0)
- continue;
- ctlr->statistics[i] = tuvl;
- ctlr->statistics[i+1] = tuvl >> 32;
- p = seprint(p, e, "%s: %llud %llud\n", stat, tuvl, ruvl);
- i++;
- break;
- default:
- ctlr->statistics[i] += r;
- if(ctlr->statistics[i] == 0)
- continue;
- p = seprint(p, e, "%s: %ud %ud\n", stat,
- ctlr->statistics[i], r);
- break;
- }
- }
- p = seprint(p, e, "lintr: %ud %ud\n", ctlr->lintr, ctlr->lsleep);
- p = seprint(p, e, "rintr: %ud %ud\n", ctlr->rintr, ctlr->rsleep);
- p = seprint(p, e, "tintr: %ud %ud\n", ctlr->tintr, ctlr->txdw);
- p = seprint(p, e, "ixcs: %ud %ud %ud\n", ctlr->ixsm, ctlr->ipcs, ctlr->tcpcs);
- p = seprint(p, e, "rdtr: %ud\n", ctlr->rdtr);
- p = seprint(p, e, "radv: %ud\n", ctlr->radv);
- p = seprint(p, e, "ctrl: %.8ux\n", csr32r(ctlr, Ctrl));
- p = seprint(p, e, "ctrlext: %.8ux\n", csr32r(ctlr, Ctrlext));
- p = seprint(p, e, "status: %.8ux\n", csr32r(ctlr, Status));
- p = seprint(p, e, "txcw: %.8ux\n", csr32r(ctlr, Txcw));
- p = seprint(p, e, "txdctl: %.8ux\n", csr32r(ctlr, Txdctl));
- p = seprint(p, e, "pba: %.8ux\n", ctlr->pba);
- p = seprint(p, e, "speeds: 10:%ud 100:%ud 1000:%ud ?:%ud\n",
- ctlr->speeds[0], ctlr->speeds[1], ctlr->speeds[2], ctlr->speeds[3]);
- p = seprint(p, e, "type: %s\n", cname(ctlr));
- // p = seprint(p, e, "eeprom:");
- // for(i = 0; i < 0x40; i++){
- // if(i && ((i & 7) == 0))
- // p = seprint(p, e, "\n ");
- // p = seprint(p, e, " %4.4ux", ctlr->eeprom[i]);
- // }
- // p = seprint(p, e, "\n");
- USED(p);
- n = readstr(offset, a, n, s);
- free(s);
- qunlock(&ctlr->slock);
- return n;
- }
- static void
- i82563promiscuous(void* arg, int on)
- {
- int rctl;
- Ctlr *ctlr;
- Ether *edev;
- edev = arg;
- ctlr = edev->ctlr;
- rctl = csr32r(ctlr, Rctl);
- rctl &= ~MoMASK;
- if(on)
- rctl |= Upe|Mpe;
- else
- rctl &= ~(Upe|Mpe);
- csr32w(ctlr, Rctl, rctl);
- }
- static void
- i82563multicast(void* arg, uint8_t* addr, int on)
- {
- int bit, x;
- Ctlr *ctlr;
- Ether *edev;
- edev = arg;
- ctlr = edev->ctlr;
- x = addr[5]>>1;
- if(ctlr->type == i82566 || ctlr->type == i82567)
- x &= 31;
- bit = ((addr[5] & 1)<<4)|(addr[4]>>4);
- /*
- * multiple ether addresses can hash to the same filter bit,
- * so it's never safe to clear a filter bit.
- * if we want to clear filter bits, we need to keep track of
- * all the multicast addresses in use, clear all the filter bits,
- * then set the ones corresponding to in-use addresses.
- */
- if(on)
- ctlr->mta[x] |= 1<<bit;
- // else
- // ctlr->mta[x] &= ~(1<<bit);
- csr32w(ctlr, Mta+x*4, ctlr->mta[x]);
- }
- static Block*
- i82563rballoc(void)
- {
- Block *bp;
- ilock(&i82563rblock);
- if((bp = i82563rbpool) != nil){
- i82563rbpool = bp->next;
- bp->next = nil;
- /*ainc(&bp->ref); prevent bp from being freed */
- }
- iunlock(&i82563rblock);
- return bp;
- }
- static void
- i82563rbfree(Block* b)
- {
- b->rp = b->wp = (uint8_t*)ROUNDUP((uintptr_t)b->base, PGSZ);
- b->flag &= ~(Bipck | Budpck | Btcpck | Bpktck);
- ilock(&i82563rblock);
- b->next = i82563rbpool;
- i82563rbpool = b;
- iunlock(&i82563rblock);
- }
- static void
- i82563im(Ctlr* ctlr, int im)
- {
- ilock(&ctlr->imlock);
- ctlr->im |= im;
- csr32w(ctlr, Ims, ctlr->im);
- iunlock(&ctlr->imlock);
- }
- static void
- i82563txinit(Ctlr* ctlr)
- {
- int i, r;
- Block *bp;
- if(cttab[ctlr->type].flag & F75)
- csr32w(ctlr, Tctl, 0x0F<<CtSHIFT | Psp);
- else
- csr32w(ctlr, Tctl, 0x0F<<CtSHIFT | Psp | 66<<ColdSHIFT | Mulr);
- csr32w(ctlr, Tipg, 6<<20 | 8<<10 | 8); /* yb sez: 0x702008 */
- csr32w(ctlr, Tdbal, PCIWADDR(ctlr->tdba));
- csr32w(ctlr, Tdbah, 0);
- csr32w(ctlr, Tdlen, ctlr->ntd * sizeof(Td));
- ctlr->tdh = PREV(0, ctlr->ntd);
- csr32w(ctlr, Tdh, 0);
- ctlr->tdt = 0;
- csr32w(ctlr, Tdt, 0);
- for(i = 0; i < ctlr->ntd; i++){
- if((bp = ctlr->tb[i]) != nil){
- ctlr->tb[i] = nil;
- freeb(bp);
- }
- memset(&ctlr->tdba[i], 0, sizeof(Td));
- }
- csr32w(ctlr, Tidv, 128);
- csr32w(ctlr, Tadv, 64);
- r = csr32r(ctlr, Tctl);
- r |= Ten;
- csr32w(ctlr, Tctl, r);
- r = csr32r(ctlr, Txdctl);
- r &= ~(WthreshMASK|PthreshMASK);
- r |= 4<<WthreshSHIFT | 4<<PthreshSHIFT;
- if(cttab[ctlr->type].flag & F75)
- r |= Qenable;
- csr32w(ctlr, Txdctl, r);
- }
- #define Next(x, m) (((x)+1) & (m))
- static int
- i82563cleanup(Ctlr *c)
- {
- Block *bp;
- int tdh, m, n;
- tdh = c->tdh;
- m = c->ntd-1;
- while(c->tdba[n = Next(tdh, m)].status & Tdd){
- tdh = n;
- if((bp = c->tb[tdh]) != nil){
- c->tb[tdh] = nil;
- freeb(bp);
- }else
- iprint("82563 tx underrun!\n");
- c->tdba[tdh].status = 0;
- }
- return c->tdh = tdh;
- }
- #if 0
- static int
- notrim(void *v)
- {
- Ctlr *c;
- c = v;
- return (c->im & Txdw) == 0;
- }
- #endif
- static void
- i82563transmit(Ether* edev)
- {
- Td *td;
- Block *bp;
- Ctlr *ctlr;
- int tdh, tdt, m;
- ctlr = edev->ctlr;
- qlock(&ctlr->tlock);
- /*
- * Free any completed packets
- */
- tdh = i82563cleanup(ctlr);
- /*
- * Try to fill the ring back up.
- */
- tdt = ctlr->tdt;
- m = ctlr->ntd-1;
- for(;;){
- if(Next(tdt, m) == tdh){
- ctlr->txdw++;
- i82563im(ctlr, Txdw);
- break;
- }
- if((bp = qget(edev->oq)) == nil)
- break;
- td = &ctlr->tdba[tdt];
- td->addr[0] = PCIWADDR(bp->rp);
- td->control = Ide|Rs|Ifcs|Teop|BLEN(bp);
- ctlr->tb[tdt] = bp;
- tdt = Next(tdt, m);
- }
- if(ctlr->tdt != tdt){
- ctlr->tdt = tdt;
- csr32w(ctlr, Tdt, tdt);
- }
- qunlock(&ctlr->tlock);
- }
- static void
- i82563replenish(Ctlr* ctlr)
- {
- Rd *rd;
- int rdt, m;
- Block *bp;
- rdt = ctlr->rdt;
- m = ctlr->nrd-1;
- while(Next(rdt, m) != ctlr->rdh){
- rd = &ctlr->rdba[rdt];
- if(ctlr->rb[rdt] != nil){
- iprint("82563: tx overrun\n");
- break;
- }
- bp = i82563rballoc();
- if(bp == nil){
- int64_t now;
- static int64_t lasttime;
- /* don't flood the console */
- now = tk2ms(sys->ticks);
- if (now - lasttime > 2000)
- iprint("#l%d: 82563: all %d rx buffers in use\n",
- ctlr->edev->ctlrno, ctlr->nrb);
- lasttime = now;
- break;
- }
- ctlr->rb[rdt] = bp;
- rd->addr[0] = PCIWADDR(bp->rp);
- // rd->addr[1] = 0;
- rd->status = 0;
- ctlr->rdfree++;
- rdt = Next(rdt, m);
- }
- ctlr->rdt = rdt;
- csr32w(ctlr, Rdt, rdt);
- }
- static void
- i82563rxinit(Ctlr* ctlr)
- {
- Block *bp;
- int i, r, rctl;
- i = ctlr->rbsz / 1024;
- if(ctlr->rbsz % 1024)
- i++;
- if(ctlr->rbsz <= 2048 || (cttab[ctlr->type].flag & F75)){
- if(ctlr->rbsz > 2048){
- if(ctlr->type != i82575)
- i |= (ctlr->nrd/2>>4)<<20; /* RdmsHalf */
- csr32w(ctlr, Srrctl, i | Dropen);
- csr32w(ctlr, Rmpl, ctlr->rbsz);
- // csr32w(ctlr, Drxmxod, 0x7ff);
- }
- rctl = Dpf|Bsize2048|Bam|RdtmsHALF;
- }else if(ctlr->rbsz <= 8192){
- rctl = Lpe|Dpf|Bsize8192|Bsex|Bam|RdtmsHALF|Secrc;
- }else{
- rctl = Lpe|Dpf|BsizeFlex*i|Bam|RdtmsHALF|Secrc;
- }
- if(ctlr->type == i82575 || ctlr->type == i82576){
- /*
- * Setting Qenable in Rxdctl does not
- * appear to stick unless Ren is on.
- */
- csr32w(ctlr, Rctl, Ren|rctl);
- r = csr32r(ctlr, Rxdctl);
- r |= Qenable;
- csr32w(ctlr, Rxdctl, r);
- }
- csr32w(ctlr, Rctl, rctl);
- if(cttab[ctlr->type].flag & Fert)
- csr32w(ctlr, Ert, 1024/8);
- if(ctlr->type == i82566 || ctlr->type == i82567)
- csr32w(ctlr, Pbs, 16);
- csr32w(ctlr, Rdbal, PCIWADDR(ctlr->rdba));
- csr32w(ctlr, Rdbah, 0);
- csr32w(ctlr, Rdlen, ctlr->nrd * sizeof(Rd));
- ctlr->rdh = 0;
- csr32w(ctlr, Rdh, 0);
- ctlr->rdt = 0;
- csr32w(ctlr, Rdt, 0);
- /* keep interrupt moderation, our network is just crazy */
- ctlr->rdtr = 25; /* µs */
- ctlr->radv = 500; /* µs */
- csr32w(ctlr, Rdtr, ctlr->rdtr);
- csr32w(ctlr, Radv, ctlr->radv);
- for(i = 0; i < ctlr->nrd; i++)
- if((bp = ctlr->rb[i]) != nil){
- ctlr->rb[i] = nil;
- freeb(bp);
- }
- i82563replenish(ctlr);
- if(cttab[ctlr->type].flag & F75)
- csr32w(ctlr, Rxdctl, 1<<WthreshSHIFT | 8<<PthreshSHIFT | 1<<HthreshSHIFT | Qenable);
- else
- csr32w(ctlr, Rxdctl, 2<<WthreshSHIFT | 2<<PthreshSHIFT);
- /*
- * Don't enable checksum offload. In practice, it interferes with
- * tftp booting on at least in the 82575.
- */
- // csr32w(ctlr, Rxcsum, Tuofl | Ipofl | ETHERHDRSIZE<<PcssSHIFT);
- csr32w(ctlr, Rxcsum, 0);
- }
- static int
- i82563rim(void* ctlr)
- {
- return ((Ctlr*)ctlr)->rim != 0;
- }
- static void
- i82563rproc(void* arg)
- {
- Rd *rd;
- Block *bp;
- Ctlr *ctlr;
- int r, m, rdh, rim, im;
- Ether *edev;
- edev = arg;
- ctlr = edev->ctlr;
- i82563rxinit(ctlr);
- r = csr32r(ctlr, Rctl);
- r |= Ren;
- csr32w(ctlr, Rctl, r);
- if(cttab[ctlr->type].flag & F75){
- r = csr32r(ctlr, Rxdctl);
- r |= Qenable;
- csr32w(ctlr, Rxdctl, r);
- }
- m = ctlr->nrd-1;
- im = Rxt0|Rxo|Rxdmt0|Rxseq|Ack;
- for(;;){
- i82563im(ctlr, im);
- ctlr->rsleep++;
- // coherence();
- sleep(&ctlr->rrendez, i82563rim, ctlr);
- rdh = ctlr->rdh;
- for(;;){
- rd = &ctlr->rdba[rdh];
- rim = ctlr->rim;
- ctlr->rim = 0;
- if(!(rd->status & Rdd))
- break;
- /*
- * Accept eop packets with no errors.
- * With no errors and the Ixsm bit set,
- * the descriptor status Tpcs and Ipcs bits give
- * an indication of whether the checksums were
- * calculated and valid.
- */
- bp = ctlr->rb[rdh];
- if((rd->status & Reop) && rd->errors == 0){
- bp->wp += rd->length;
- /* bp->lim = bp->wp; lie like a dog. avoid packblock. */
- if(!(rd->status & Ixsm)){
- ctlr->ixsm++;
- if(rd->status & Ipcs){
- /*
- * IP checksum calculated
- * (and valid as errors == 0).
- */
- ctlr->ipcs++;
- bp->flag |= Bipck;
- }
- if(rd->status & Tcpcs){
- /*
- * TCP/UDP checksum calculated
- * (and valid as errors == 0).
- */
- ctlr->tcpcs++;
- bp->flag |= Btcpck|Budpck;
- }
- bp->checksum = rd->checksum;
- bp->flag |= Bpktck;
- }
- etheriq(edev, bp, 1);
- } else {
- if (rd->status & Reop && rd->errors)
- print("%s: input packet error %#ux\n",
- cname(ctlr), rd->errors);
- freeb(bp);
- }
- ctlr->rb[rdh] = nil;
- rd->status = 0;
- ctlr->rdfree--;
- ctlr->rdh = rdh = Next(rdh, m);
- if(ctlr->nrd-ctlr->rdfree >= 32 || (rim & Rxdmt0))
- i82563replenish(ctlr);
- }
- }
- }
- static int
- i82563lim(void* ctrl)
- {
- return ((Ctlr*)ctrl)->lim != 0;
- }
- static int speedtab[] = {
- 10, 100, 1000, 0
- };
- static uint
- phyread(Ctlr *c, int phyno, int reg)
- {
- uint phy, i;
- csr32w(c, Mdic, MDIrop | phyno<<MDIpSHIFT | reg<<MDIrSHIFT);
- phy = 0;
- for(i = 0; i < 64; i++){
- phy = csr32r(c, Mdic);
- if(phy & (MDIe|MDIready))
- break;
- microdelay(1);
- }
- if((phy & (MDIe|MDIready)) != MDIready){
- print("%s: phy %d wedged %.8ux\n", cname(c), phyno, phy);
- return ~0;
- }
- return phy & 0xffff;
- }
- static uint
- phywrite0(Ctlr *c, int phyno, int reg, uint16_t val)
- {
- uint phy, i;
- csr32w(c, Mdic, MDIwop | phyno<<MDIpSHIFT | reg<<MDIrSHIFT | val);
- phy = 0;
- for(i = 0; i < 64; i++){
- phy = csr32r(c, Mdic);
- if(phy & (MDIe|MDIready))
- break;
- microdelay(1);
- }
- if((phy & (MDIe|MDIready)) != MDIready)
- return ~0;
- return 0;
- }
- static uint
- setpage(Ctlr *c, uint phyno, uint p, uint r)
- {
- uint pr;
- if(c->type == i82563){
- if(r >= 16 && r <= 28 && r != 22)
- pr = Phypage;
- else if(r == 30 || r == 31)
- pr = Phyapage;
- else
- return 0;
- return phywrite0(c, phyno, pr, p);
- }else if(p == 0)
- return 0;
- return ~0;
- }
- static uint
- phywrite(Ctlr *c, uint phyno, uint reg, uint16_t v)
- {
- if(setpage(c, phyno, reg>>8, reg & 0xff) == ~0)
- panic("%s: bad phy reg %.4ux", cname(c), reg);
- return phywrite0(c, phyno, reg & 0xff, v);
- }
- static void
- phyerrata(Ether *e, Ctlr *c)
- {
- if(e->mbps == 0){
- if(c->phyerrata == 0){
- c->phyerrata++;
- phywrite(c, 1, Phyprst, Prst); /* try a port reset */
- print("%s: phy port reset\n", cname(c));
- }
- }else
- c->phyerrata = 0;
- }
- /*
- * watch for changes of link state
- */
- static void
- phylproc(void *v)
- {
- uint a, i, phy, r, phyno, phystat, link;
- Ctlr *c;
- Ether *e;
- e = v;
- c = e->ctlr;
- link = Rtlink;
- if(c->type == i82573 && (phy = phyread(c, 1, Phyier)) != ~0)
- phywrite(c, 1, Phyier, phy | Lscie | Ancie | Spdie | Panie);
- phyno = 1;
- if(c->type == i82579)
- phyno = 2;
- phystat = Physsr;
- if(c->type == i82579 || c->type == i82580){
- phystat = Phystat;
- link = Link;
- }
- for(;;){
- phy = phyread(c, phyno, phystat);
- if(phy == ~0)
- goto next;
- if(c->type == i82579 || c->type == i82580)
- i = (phy>>8) & 3;
- else
- i = (phy>>14) & 3;
- switch(c->type){
- default:
- a = 0;
- break;
- case i82579:
- case i82580:
- a = phy & Ans;
- break;
- case i82563:
- case i82578:
- case i82578m:
- case i82583:
- a = phyread(c, phyno, Phyisr) & Ane;
- break;
- case i82571:
- case i82572:
- case i82575:
- case i82576:
- a = phyread(c, phyno, Phylhr) & Anf;
- i = (i-1) & 3;
- break;
- }
- if(a){
- r = phyread(c, phyno, Phyctl);
- phywrite(c, phyno, Phyctl, r | Ran | Ean);
- }
- e->link = (phy & link) != 0;
- if(e->link == 0)
- i = 3;
- c->speeds[i]++;
- e->mbps = speedtab[i];
- if(c->type == i82563)
- phyerrata(e, c);
- next:
- c->lim = 0;
- i82563im(c, Lsc);
- c->lsleep++;
- sleep(&c->lrendez, i82563lim, c);
- }
- }
- /*
- * watch for changes of link state, pcs version
- */
- static void
- pcslproc(void *v)
- {
- uint i, phy;
- Ctlr *c;
- Ether *e;
- e = v;
- c = e->ctlr;
- for(;;){
- phy = csr32r(c, Pcsstat);
- e->link = phy & Linkok;
- i = 3;
- if(e->link)
- i = (phy & 6) >> 1;
- else if(phy & Anbad)
- csr32w(c, Pcsctl, csr32r(c, Pcsctl) | Pan | Prestart);
- c->speeds[i]++;
- e->mbps = speedtab[i];
- c->lim = 0;
- i82563im(c, Lsc);
- c->lsleep++;
- sleep(&c->lrendez, i82563lim, c);
- }
- }
- /*
- * watch for changes of link state, serdes version
- */
- static void
- serdeslproc(void *v)
- {
- uint i, tx, rx;
- Ctlr *c;
- Ether *e;
- e = v;
- c = e->ctlr;
- for(;;){
- rx = csr32r(c, Rxcw);
- tx = csr32r(c, Txcw);
- USED(tx);
- e->link = (rx & 1<<31) != 0;
- // e->link = (csr32r(c, Status) & Lu) != 0;
- i = 3;
- if(e->link)
- i = 2;
- c->speeds[i]++;
- e->mbps = speedtab[i];
- c->lim = 0;
- i82563im(c, Lsc);
- c->lsleep++;
- sleep(&c->lrendez, i82563lim, c);
- }
- }
- static void
- i82563tproc(void *v)
- {
- Ether *e;
- Ctlr *c;
- e = v;
- c = e->ctlr;
- for(;;){
- sleep(&c->trendez, return0, 0);
- i82563transmit(e);
- }
- }
- static void
- i82563attach(Ether* edev)
- {
- Proc *up = externup();
- char name[KNAMELEN];
- Block *bp;
- Ctlr *ctlr;
- ctlr = edev->ctlr;
- qlock(&ctlr->alock);
- if(ctlr->attached){
- qunlock(&ctlr->alock);
- return;
- }
- ctlr->nrd = Nrd;
- ctlr->ntd = Ntd;
- if(waserror()){
- while(ctlr->nrb > 0){
- bp = i82563rballoc();
- bp->free = nil;
- freeb(bp);
- ctlr->nrb--;
- }
- free(ctlr->tb);
- ctlr->tb = nil;
- free(ctlr->rb);
- ctlr->rb = nil;
- free(ctlr->tdba);
- ctlr->tdba = nil;
- free(ctlr->rdba);
- ctlr->rdba = nil;
- qunlock(&ctlr->alock);
- nexterror();
- }
- if((ctlr->rdba = mallocalign(ctlr->nrd*sizeof(Rd), 128, 0, 0)) == nil ||
- (ctlr->tdba = mallocalign(ctlr->ntd*sizeof(Td), 128, 0, 0)) == nil ||
- (ctlr->rb = malloc(ctlr->nrd*sizeof(Block*))) == nil ||
- (ctlr->tb = malloc(ctlr->ntd*sizeof(Block*))) == nil)
- error(Enomem);
- for(ctlr->nrb = 0; ctlr->nrb < Nrb; ctlr->nrb++){
- if((bp = allocb(ctlr->rbsz + PGSZ)) == nil)
- break;
- bp->free = i82563rbfree;
- freeb(bp);
- }
- ctlr->attached = 1;
- snprint(name, sizeof name, "#l%dl", edev->ctlrno);
- if((csr32r(ctlr, Ctrlext) & Linkmode) == Serdes)
- kproc(name, pcslproc, edev); /* phy based serdes */
- else if(csr32r(ctlr, Status) & Tbimode)
- kproc(name, serdeslproc, edev); /* mac based serdes */
- else if(ctlr->type == i82579 || ctlr->type == i82580)
- kproc(name, phylproc, edev);
- snprint(name, sizeof name, "#l%dr", edev->ctlrno);
- kproc(name, i82563rproc, edev);
- snprint(name, sizeof name, "#l%dt", edev->ctlrno);
- kproc(name, i82563tproc, edev);
- i82563txinit(ctlr);
- qunlock(&ctlr->alock);
- poperror();
- }
- static void
- i82563interrupt(Ureg* ureg, void* arg)
- {
- Ctlr *ctlr;
- Ether *edev;
- int icr, im;
- edev = arg;
- ctlr = edev->ctlr;
- ilock(&ctlr->imlock);
- csr32w(ctlr, Imc, ~0);
- im = ctlr->im;
- while(icr = csr32r(ctlr, Icr) & ctlr->im){
- if(icr & Lsc){
- im &= ~Lsc;
- ctlr->lim = icr & Lsc;
- wakeup(&ctlr->lrendez);
- ctlr->lintr++;
- }
- if(icr & (Rxt0|Rxo|Rxdmt0|Rxseq|Ack)){
- ctlr->rim = icr & (Rxt0|Rxo|Rxdmt0|Rxseq|Ack);
- im &= ~(Rxt0|Rxo|Rxdmt0|Rxseq|Ack);
- wakeup(&ctlr->rrendez);
- ctlr->rintr++;
- }
- if(icr & Txdw){
- im &= ~Txdw;
- ctlr->tintr++;
- wakeup(&ctlr->trendez);
- }
- }
- ctlr->im = im;
- csr32w(ctlr, Ims, im);
- iunlock(&ctlr->imlock);
- }
- /* assume misrouted interrupts and check all controllers */
- static void
- i82575interrupt(Ureg* ureg, void *v)
- {
- Ctlr *ctlr;
- for (ctlr = i82563ctlrhead; ctlr != nil; ctlr = ctlr->next)
- i82563interrupt(nil, ctlr->edev);
- }
- static int
- i82563detach(Ctlr* ctlr)
- {
- int r, timeo;
- /*
- * Perform a device reset to get the chip back to the
- * power-on state, followed by an EEPROM reset to read
- * the defaults for some internal registers.
- */
- csr32w(ctlr, Imc, ~0);
- csr32w(ctlr, Rctl, 0);
- csr32w(ctlr, Tctl, csr32r(ctlr, Tctl) & ~Ten);
- delay(10);
- r = csr32r(ctlr, Ctrl);
- if(ctlr->type == i82566 || ctlr->type == i82567 || ctlr->type == i82579)
- r |= Phyrst;
- csr32w(ctlr, Ctrl, Devrst | r);
- delay(1);
- for(timeo = 0;; timeo++){
- if((csr32r(ctlr, Ctrl) & (Devrst|Phyrst)) == 0)
- break;
- if(timeo >= 1000)
- break;
- delay(1);
- }
- if(csr32r(ctlr, Ctrl) & (Devrst|Phyrst))
- return -1;
- r = csr32r(ctlr, Ctrlext);
- csr32w(ctlr, Ctrlext, r|Eerst);
- delay(1);
- for(timeo = 0; timeo < 1000; timeo++){
- if(!(csr32r(ctlr, Ctrlext) & Eerst))
- break;
- delay(1);
- }
- if(csr32r(ctlr, Ctrlext) & Eerst)
- return -1;
- csr32w(ctlr, Imc, ~0);
- delay(1);
- for(timeo = 0; timeo < 1000; timeo++){
- if((csr32r(ctlr, Icr) & ~Rxcfg) == 0)
- break;
- delay(1);
- }
- if(csr32r(ctlr, Icr) & ~Rxcfg)
- return -1;
- /* balance rx/tx packet buffer; survives reset */
- if(ctlr->rbsz > 8192 && cttab[ctlr->type].flag & Fpba){
- ctlr->pba = csr32r(ctlr, Pba);
- r = ctlr->pba >> 16;
- r += ctlr->pba & 0xffff;
- r >>= 1;
- csr32w(ctlr, Pba, r);
- }else if(ctlr->type == i82573 && ctlr->rbsz > 1514)
- csr32w(ctlr, Pba, 14);
- ctlr->pba = csr32r(ctlr, Pba);
- r = csr32r(ctlr, Ctrl);
- csr32w(ctlr, Ctrl, Slu|r);
- return 0;
- }
- static void
- i82563shutdown(Ether* ether)
- {
- i82563detach(ether->ctlr);
- }
- static uint16_t
- eeread(Ctlr *ctlr, int adr)
- {
- csr32w(ctlr, Eerd, EEstart | adr << 2);
- while ((csr32r(ctlr, Eerd) & EEdone) == 0)
- ;
- return csr32r(ctlr, Eerd) >> 16;
- }
- static int
- eeload(Ctlr *ctlr)
- {
- uint16_t sum;
- int data, adr;
- sum = 0;
- for (adr = 0; adr < 0x40; adr++) {
- data = eeread(ctlr, adr);
- ctlr->eeprom[adr] = data;
- sum += data;
- }
- return sum;
- }
- static int
- fcycle(Ctlr *ctlr, Flash *f)
- {
- uint16_t s, i;
- s = f->reg[Fsts];
- if((s&Fvalid) == 0)
- return -1;
- f->reg[Fsts] |= Fcerr | Ael;
- for(i = 0; i < 10; i++){
- if((s&Scip) == 0)
- return 0;
- delay(1);
- s = f->reg[Fsts];
- }
- return -1;
- }
- static int
- fread(Ctlr *c, Flash *f, int ladr)
- {
- uint16_t s;
- delay(1);
- if(fcycle(c, f) == -1)
- return -1;
- f->reg[Fsts] |= Fdone;
- f->reg32[Faddr] = ladr;
- /* setup flash control register */
- s = f->reg[Fctl];
- s &= ~(0x1f << 8);
- s |= (2-1) << 8; /* 2 bytes */
- s &= ~(2*Flcycle); /* read */
- f->reg[Fctl] = s | Fgo;
- while((f->reg[Fsts] & Fdone) == 0)
- ;
- if(f->reg[Fsts] & (Fcerr|Ael))
- return -1;
- return f->reg32[Fdata] & 0xffff;
- }
- static int
- fload(Ctlr *c)
- {
- uint32_t data, io, r, adr;
- uint16_t sum;
- Flash f;
- io = c->pcidev->mem[1].bar & ~0x0f;
- f.reg = vmap(io, c->pcidev->mem[1].size);
- if(f.reg == nil)
- return -1;
- f.reg32 = (void*)f.reg;
- f.sz = f.reg32[Bfpr];
- r = f.sz & 0x1fff;
- if(csr32r(c, Eec) & 1<<22){
- if(c->type == i82579)
- r += 16; /* sector size: 64k */
- else
- r += 1; /* sector size: 4k */
- }
- r <<= 12;
- sum = 0;
- for (adr = 0; adr < 0x40; adr++) {
- data = fread(c, &f, r + adr*2);
- if(data == -1)
- return -1;
- c->eeprom[adr] = data;
- sum += data;
- }
- vunmap(f.reg, c->pcidev->mem[1].size);
- return sum;
- }
- static void
- defaultea(Ctlr *ctlr, uint8_t *ra)
- {
- uint i, r;
- uint64_t u;
- static uint8_t nilea[Eaddrlen];
- if(memcmp(ra, nilea, Eaddrlen) != 0)
- return;
- if(cttab[ctlr->type].flag & Fflashea){
- /* intel mb bug */
- u = (uint64_t)csr32r(ctlr, Rah)<<32u | (uint32_t)csr32r(ctlr, Ral);
- for(i = 0; i < Eaddrlen; i++)
- ra[i] = u >> 8*i;
- }
- if(memcmp(ra, nilea, Eaddrlen) != 0)
- return;
- for(i = 0; i < Eaddrlen/2; i++){
- ra[2*i] = ctlr->eeprom[Ea+i];
- ra[2*i+1] = ctlr->eeprom[Ea+i] >> 8;
- }
- r = (csr32r(ctlr, Status) & Lanid) >> 2;
- ra[5] += r; /* ea ctlr[n] = ea ctlr[0]+n */
- }
- static int
- i82563reset(Ctlr *ctlr)
- {
- uint8_t *ra;
- int i, r;
- if(i82563detach(ctlr))
- return -1;
- if(cttab[ctlr->type].flag & Fload)
- r = fload(ctlr);
- else
- r = eeload(ctlr);
- if(r != 0 && r != 0xBABA){
- print("%s: bad EEPROM checksum - %#.4ux\n",
- cname(ctlr), r);
- return -1;
- }
- ra = ctlr->ra;
- defaultea(ctlr, ra);
- r = ctlr->ra[3]<<24 | ctlr->ra[2]<<16 | ctlr->ra[1]<<8 | ctlr->ra[0];
- csr32w(ctlr, Ral, r);
- r = 0x80000000 | ctlr->ra[5]<<8 | ctlr->ra[4];
- csr32w(ctlr, Rah, r);
- for(i = 1; i < 16; i++){
- csr32w(ctlr, Ral+i*8, 0);
- csr32w(ctlr, Rah+i*8, 0);
- }
- memset(ctlr->mta, 0, sizeof(ctlr->mta));
- for(i = 0; i < 128; i++)
- csr32w(ctlr, Mta + i*4, 0);
- /*
- * Does autonegotiation affect this manual setting?
- * The correct values here should depend on the PBA value
- * and maximum frame length, no?
- * ctlr->fcrt[lh] are never set, so default to 0.
- */
- csr32w(ctlr, Fcal, 0x00C28001);
- csr32w(ctlr, Fcah, 0x0100);
- if(ctlr->type != i82579)
- csr32w(ctlr, Fct, 0x8808);
- csr32w(ctlr, Fcttv, 0x0100);
- ctlr->fcrtl = ctlr->fcrth = 0;
- // ctlr->fcrtl = 0x00002000;
- // ctlr->fcrth = 0x00004000;
- csr32w(ctlr, Fcrtl, ctlr->fcrtl);
- csr32w(ctlr, Fcrth, ctlr->fcrth);
- if(cttab[ctlr->type].flag & F75)
- csr32w(ctlr, Eitr, 128<<2); /* 128 ¼ microsecond intervals */
- return 0;
- }
- enum {
- CMrdtr,
- CMradv,
- CMpause,
- CMan,
- };
- static Cmdtab i82563ctlmsg[] = {
- CMrdtr, "rdtr", 2,
- CMradv, "radv", 2,
- CMpause, "pause", 1,
- CMan, "an", 1,
- };
- static int32_t
- i82563ctl(Ether *edev, void *buf, int32_t n)
- {
- Proc *up = externup();
- char *p;
- uint32_t v;
- Ctlr *ctlr;
- Cmdbuf *cb;
- Cmdtab *ct;
- if((ctlr = edev->ctlr) == nil)
- error(Enonexist);
- cb = parsecmd(buf, n);
- if(waserror()){
- free(cb);
- nexterror();
- }
- ct = lookupcmd(cb, i82563ctlmsg, nelem(i82563ctlmsg));
- switch(ct->index){
- case CMrdtr:
- v = strtoul(cb->f[1], &p, 0);
- if(*p || v > 0xffff)
- error(Ebadarg);
- ctlr->rdtr = v;
- csr32w(ctlr, Rdtr, v);
- break;
- case CMradv:
- v = strtoul(cb->f[1], &p, 0);
- if(*p || v > 0xffff)
- error(Ebadarg);
- ctlr->radv = v;
- csr32w(ctlr, Radv, v);
- break;
- case CMpause:
- csr32w(ctlr, Ctrl, csr32r(ctlr, Ctrl) ^ (1<<27 | 1<<28));
- break;
- case CMan:
- csr32w(ctlr, Ctrl, csr32r(ctlr, Ctrl) | Lrst | Phyrst);
- break;
- }
- free(cb);
- poperror();
- return n;
- }
- static int
- didtype(int d)
- {
- switch(d){
- case 0x1096:
- case 0x10ba: /* “gilgal” */
- // case 0x1098: /* serdes; not seen */
- // case 0x10bb: /* serdes */
- return i82563;
- case 0x1049: /* mm */
- case 0x104a: /* dm */
- case 0x104b: /* dc */
- case 0x104d: /* v “ninevah” */
- case 0x10bd: /* dm-2 */
- case 0x294c: /* ich 9 */
- return i82566;
- case 0x10de: /* lm ich10d */
- case 0x10df: /* lf ich10 */
- case 0x10e5: /* lm ich9 */
- case 0x10f5: /* lm ich9m; “boazman” */
- return i82567;
- case 0x10bf: /* lf ich9m */
- case 0x10cb: /* v ich9m */
- case 0x10cd: /* lf ich10 */
- case 0x10ce: /* v ich10 */
- case 0x10cc: /* lm ich10 */
- return i82567m;
- case 0x105e: /* eb */
- case 0x105f: /* eb */
- case 0x1060: /* eb */
- case 0x10a4: /* eb */
- case 0x10a5: /* eb fiber */
- case 0x10bc: /* eb */
- case 0x10d9: /* eb serdes */
- case 0x10da: /* eb serdes “ophir” */
- return i82571;
- case 0x107d: /* eb copper */
- case 0x107e: /* ei fiber */
- case 0x107f: /* ei */
- case 0x10b9: /* ei “rimon” */
- return i82572;
- case 0x108b: /* e “vidalia” */
- case 0x108c: /* e (iamt) */
- case 0x109a: /* l “tekoa” */
- return i82573;
- case 0x10d3: /* l or it; “hartwell” */
- return i82574;
- case 0x10a7:
- case 0x10a9: /* fiber/serdes */
- return i82575;
- case 0x10c9: /* copper */
- case 0x10e6: /* fiber */
- case 0x10e7: /* serdes; “kawela” */
- return i82576;
- case 0x10ea: /* lc “calpella”; aka pch lan */
- return i82577;
- case 0x10eb: /* lm “calpella” */
- return i82577m;
- case 0x10ef: /* dc “piketon” */
- return i82578;
- case 0x1502: /* lm */
- case 0x1503: /* v */
- return i82579;
- case 0x10f0: /* dm “king's creek” */
- return i82578m;
- case 0x150e: /* “barton hills” */
- case 0x150f: /* fiber */
- case 0x1510: /* backplane */
- case 0x1511: /* sfp */
- case 0x1516:
- return i82580;
- case 0x1506: /* v */
- return i82583;
- }
- return -1;
- }
- static void
- hbafixup(Pcidev *p)
- {
- uint i;
- i = pcicfgr32(p, PciSVID);
- if((i & 0xffff) == 0x1b52 && p->did == 1)
- p->did = i>>16;
- }
- static int
- setup(Ctlr *ctlr)
- {
- Pcidev *p;
- p = ctlr->pcidev;
- ctlr->nic = vmap(ctlr->port, p->mem[0].size);
- if(ctlr->nic == nil){
- print("%s: can't map %#llud\n", cname(ctlr), ctlr->port);
- return -1;
- }
- if(i82563reset(ctlr)){
- vunmap(ctlr->nic, p->mem[0].size);
- return -1;
- }
- pcisetbme(ctlr->pcidev);
- return 0;
- }
- static void
- i82563pci(void)
- {
- int type;
- uint32_t io;
- Ctlr *ctlr;
- Pcidev *p;
- p = nil;
- while(p = pcimatch(p, 0x8086, 0)){
- hbafixup(p);
- if((type = didtype(p->did)) == -1)
- continue;
- ctlr = malloc(sizeof(Ctlr));
- if(ctlr == nil)
- error(Enomem);
- ctlr->type = type;
- ctlr->pcidev = p;
- ctlr->rbsz = cttab[type].mtu;
- io = p->mem[0].bar & ~0x0F;
- ctlr->port = io;
- if(i82563ctlrhead != nil)
- i82563ctlrtail->next = ctlr;
- else
- i82563ctlrhead = ctlr;
- i82563ctlrtail = ctlr;
- }
- }
- static int
- pnp(Ether* edev, int type)
- {
- Ctlr *ctlr;
- static int done;
- if(!done) {
- i82563pci();
- done = 1;
- }
- /*
- * Any adapter matches if no edev->port is supplied,
- * otherwise the ports must match.
- */
- for(ctlr = i82563ctlrhead; ; ctlr = ctlr->next){
- if(ctlr == nil)
- return -1;
- if(ctlr->active)
- continue;
- if(type != Iany && ctlr->type != type)
- continue;
- if(edev->port == 0 || edev->port == ctlr->port){
- ctlr->active = 1;
- memmove(ctlr->ra, edev->ea, Eaddrlen);
- if(setup(ctlr) == 0)
- break;
- }
- }
- edev->ctlr = ctlr;
- ctlr->edev = edev; /* point back to Ether* */
- edev->port = ctlr->port;
- edev->irq = ctlr->pcidev->intl;
- edev->tbdf = ctlr->pcidev->tbdf;
- edev->mbps = 1000;
- edev->maxmtu = ctlr->rbsz;
- memmove(edev->ea, ctlr->ra, Eaddrlen);
- /*
- * Linkage to the generic ethernet driver.
- */
- edev->attach = i82563attach;
- edev->transmit = i82563transmit;
- edev->interrupt = (ctlr->type == i82575?
- i82575interrupt: i82563interrupt);
- edev->ifstat = i82563ifstat;
- edev->ctl = i82563ctl;
- edev->arg = edev;
- edev->promiscuous = i82563promiscuous;
- edev->shutdown = i82563shutdown;
- edev->multicast = i82563multicast;
- return 0;
- }
- static int
- anypnp(Ether *e)
- {
- return pnp(e, Iany);
- }
- static int
- i82563pnp(Ether *e)
- {
- return pnp(e, i82563);
- }
- static int
- i82566pnp(Ether *e)
- {
- return pnp(e, i82566);
- }
- static int
- i82567pnp(Ether *e)
- {
- return pnp(e, i82567m) & pnp(e, i82567);
- }
- static int
- i82571pnp(Ether *e)
- {
- return pnp(e, i82571);
- }
- static int
- i82572pnp(Ether *e)
- {
- return pnp(e, i82572);
- }
- static int
- i82573pnp(Ether *e)
- {
- return pnp(e, i82573);
- }
- static int
- i82574pnp(Ether *e)
- {
- return pnp(e, i82574);
- }
- static int
- i82575pnp(Ether *e)
- {
- return pnp(e, i82575);
- }
- static int
- i82576pnp(Ether *e)
- {
- return pnp(e, i82576);
- }
- static int
- i82577pnp(Ether *e)
- {
- return pnp(e, i82577m) & pnp(e, i82577);
- }
- static int
- i82578pnp(Ether *e)
- {
- return pnp(e, i82578m) & pnp(e, i82578);
- }
- static int
- i82579pnp(Ether *e)
- {
- return pnp(e, i82579);
- }
- static int
- i82580pnp(Ether *e)
- {
- return pnp(e, i82580);
- }
- static int
- i82583pnp(Ether *e)
- {
- return pnp(e, i82583);
- }
- void
- ether82563link(void)
- {
- /*
- * recognise lots of model numbers for debugging
- * also good for forcing onboard nic(s) as ether0
- * try to make that unnecessary by listing lom first.
- */
- addethercard("i82563", i82563pnp);
- addethercard("i82566", i82566pnp);
- addethercard("i82574", i82574pnp);
- addethercard("i82576", i82576pnp);
- addethercard("i82567", i82567pnp);
- addethercard("i82573", i82573pnp);
- addethercard("i82571", i82571pnp);
- addethercard("i82572", i82572pnp);
- addethercard("i82575", i82575pnp);
- addethercard("i82577", i82577pnp);
- addethercard("i82578", i82578pnp);
- addethercard("i82579", i82579pnp);
- addethercard("i82580", i82580pnp);
- addethercard("i82583", i82583pnp);
- addethercard("igbepcie", anypnp);
- }
|