123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359 |
- /*
- * PCI support code.
- * Needs a massive rewrite.
- */
- #include "u.h"
- #include "../port/lib.h"
- #include "mem.h"
- #include "dat.h"
- #include "fns.h"
- #include "io.h"
- #include "../port/error.h"
- #define DBG if(0) pcilog
- struct
- {
- char output[16384];
- int ptr;
- }PCICONS;
- int
- pcilog(char *fmt, ...)
- {
- int n;
- va_list arg;
- char buf[PRINTSIZE];
- va_start(arg, fmt);
- n = vseprint(buf, buf+sizeof(buf), fmt, arg) - buf;
- va_end(arg);
- memmove(PCICONS.output+PCICONS.ptr, buf, n);
- PCICONS.ptr += n;
- return n;
- }
- enum
- { /* configuration mechanism #1 */
- PciADDR = 0xCF8, /* CONFIG_ADDRESS */
- PciDATA = 0xCFC, /* CONFIG_DATA */
- /* configuration mechanism #2 */
- PciCSE = 0xCF8, /* configuration space enable */
- PciFORWARD = 0xCFA, /* which bus */
- MaxFNO = 7,
- MaxUBN = 255,
- };
- enum
- { /* command register */
- IOen = (1<<0),
- MEMen = (1<<1),
- MASen = (1<<2),
- MemWrInv = (1<<4),
- PErrEn = (1<<6),
- SErrEn = (1<<8),
- };
- static Lock pcicfglock;
- static Lock pcicfginitlock;
- static int pcicfgmode = -1;
- static int pcimaxbno = 7;
- static int pcimaxdno;
- static Pcidev* pciroot;
- static Pcidev* pcilist;
- static Pcidev* pcitail;
- static int nobios, nopcirouting;
- static int pcicfgrw32(int, int, int, int);
- static int pcicfgrw16(int, int, int, int);
- static int pcicfgrw8(int, int, int, int);
- static char* bustypes[] = {
- "CBUSI",
- "CBUSII",
- "EISA",
- "FUTURE",
- "INTERN",
- "ISA",
- "MBI",
- "MBII",
- "MCA",
- "MPI",
- "MPSA",
- "NUBUS",
- "PCI",
- "PCMCIA",
- "TC",
- "VL",
- "VME",
- "XPRESS",
- };
- #pragma varargck type "T" int
- static int
- tbdffmt(Fmt* fmt)
- {
- char *p;
- int l, r, type, tbdf;
- if((p = malloc(READSTR)) == nil)
- return fmtstrcpy(fmt, "(tbdfconv)");
-
- switch(fmt->r){
- case 'T':
- tbdf = va_arg(fmt->args, int);
- type = BUSTYPE(tbdf);
- if(type < nelem(bustypes))
- l = snprint(p, READSTR, bustypes[type]);
- else
- l = snprint(p, READSTR, "%d", type);
- snprint(p+l, READSTR-l, ".%d.%d.%d",
- BUSBNO(tbdf), BUSDNO(tbdf), BUSFNO(tbdf));
- break;
- default:
- snprint(p, READSTR, "(tbdfconv)");
- break;
- }
- r = fmtstrcpy(fmt, p);
- free(p);
- return r;
- }
- ulong
- pcibarsize(Pcidev *p, int rno)
- {
- ulong v, size;
- v = pcicfgrw32(p->tbdf, rno, 0, 1);
- pcicfgrw32(p->tbdf, rno, 0xFFFFFFF0, 0);
- size = pcicfgrw32(p->tbdf, rno, 0, 1);
- if(v & 1)
- size |= 0xFFFF0000;
- pcicfgrw32(p->tbdf, rno, v, 0);
- return -(size & ~0x0F);
- }
- static int
- pcisizcmp(void *a, void *b)
- {
- Pcisiz *aa, *bb;
- aa = a;
- bb = b;
- return aa->siz - bb->siz;
- }
- static ulong
- pcimask(ulong v)
- {
- ulong m;
- m = BI2BY*sizeof(v);
- for(m = 1<<(m-1); m != 0; m >>= 1) {
- if(m & v)
- break;
- }
- m--;
- if((v & m) == 0)
- return v;
- v |= m;
- return v+1;
- }
- static void
- pcibusmap(Pcidev *root, ulong *pmema, ulong *pioa, int wrreg)
- {
- Pcidev *p;
- int ntb, i, size, rno, hole;
- ulong v, mema, ioa, sioa, smema, base, limit;
- Pcisiz *table, *tptr, *mtb, *itb;
- ioa = *pioa;
- mema = *pmema;
- DBG("pcibusmap wr=%d %T mem=%luX io=%luX\n",
- wrreg, root->tbdf, mema, ioa);
- ntb = 0;
- for(p = root; p != nil; p = p->link)
- ntb++;
- ntb *= (PciCIS-PciBAR0)/4;
- table = malloc(2*ntb*sizeof(Pcisiz));
- itb = table;
- mtb = table+ntb;
- /*
- * Build a table of sizes
- */
- for(p = root; p != nil; p = p->link) {
- if(p->ccrb == 0x06) {
- if(p->ccru != 0x04 || p->bridge == nil) {
- // DBG("pci: ignored bridge %T\n", p->tbdf);
- continue;
- }
- sioa = ioa;
- smema = mema;
- pcibusmap(p->bridge, &smema, &sioa, 0);
- hole = pcimask(smema-mema);
- if(hole < (1<<20))
- hole = 1<<20;
- p->mema.size = hole;
- hole = pcimask(sioa-ioa);
- if(hole < (1<<12))
- hole = 1<<12;
- p->ioa.size = hole;
- itb->dev = p;
- itb->bar = -1;
- itb->siz = p->ioa.size;
- itb++;
- mtb->dev = p;
- mtb->bar = -1;
- mtb->siz = p->mema.size;
- mtb++;
- continue;
- }
- for(i = 0; i <= 5; i++) {
- rno = PciBAR0 + i*4;
- v = pcicfgrw32(p->tbdf, rno, 0, 1);
- size = pcibarsize(p, rno);
- if(size == 0)
- continue;
- if(v & 1) {
- itb->dev = p;
- itb->bar = i;
- itb->siz = size;
- itb++;
- }
- else {
- mtb->dev = p;
- mtb->bar = i;
- mtb->siz = size;
- mtb++;
- }
- p->mem[i].size = size;
- }
- }
- /*
- * Sort both tables IO smallest first, Memory largest
- */
- qsort(table, itb-table, sizeof(Pcisiz), pcisizcmp);
- tptr = table+ntb;
- qsort(tptr, mtb-tptr, sizeof(Pcisiz), pcisizcmp);
- /*
- * Allocate IO address space on this bus
- */
- for(tptr = table; tptr < itb; tptr++) {
- hole = tptr->siz;
- if(tptr->bar == -1)
- hole = 1<<12;
- ioa = (ioa+hole-1) & ~(hole-1);
- p = tptr->dev;
- if(tptr->bar == -1)
- p->ioa.bar = ioa;
- else {
- p->pcr |= IOen;
- p->mem[tptr->bar].bar = ioa|1;
- if(wrreg)
- pcicfgrw32(p->tbdf, PciBAR0+(tptr->bar*4), ioa|1, 0);
- }
- ioa += tptr->siz;
- }
- /*
- * Allocate Memory address space on this bus
- */
- for(tptr = table+ntb; tptr < mtb; tptr++) {
- hole = tptr->siz;
- if(tptr->bar == -1)
- hole = 1<<20;
- mema = (mema+hole-1) & ~(hole-1);
- p = tptr->dev;
- if(tptr->bar == -1)
- p->mema.bar = mema;
- else {
- p->pcr |= MEMen;
- p->mem[tptr->bar].bar = mema;
- if(wrreg)
- pcicfgrw32(p->tbdf, PciBAR0+(tptr->bar*4), mema, 0);
- }
- mema += tptr->siz;
- }
- *pmema = mema;
- *pioa = ioa;
- free(table);
- if(wrreg == 0)
- return;
- /*
- * Finally set all the bridge addresses & registers
- */
- for(p = root; p != nil; p = p->link) {
- if(p->bridge == nil) {
- pcicfgrw8(p->tbdf, PciLTR, 64, 0);
- p->pcr |= MASen;
- pcicfgrw16(p->tbdf, PciPCR, p->pcr, 0);
- continue;
- }
- base = p->ioa.bar;
- limit = base+p->ioa.size-1;
- v = pcicfgrw32(p->tbdf, PciIBR, 0, 1);
- v = (v&0xFFFF0000)|(limit & 0xF000)|((base & 0xF000)>>8);
- pcicfgrw32(p->tbdf, PciIBR, v, 0);
- v = (limit & 0xFFFF0000)|(base>>16);
- pcicfgrw32(p->tbdf, PciIUBR, v, 0);
- base = p->mema.bar;
- limit = base+p->mema.size-1;
- v = (limit & 0xFFF00000)|((base & 0xFFF00000)>>16);
- pcicfgrw32(p->tbdf, PciMBR, v, 0);
- /*
- * Disable memory prefetch
- */
- pcicfgrw32(p->tbdf, PciPMBR, 0x0000FFFF, 0);
- pcicfgrw8(p->tbdf, PciLTR, 64, 0);
- /*
- * Enable the bridge
- */
- p->pcr |= IOen|MEMen|MASen;
- pcicfgrw32(p->tbdf, PciPCR, 0xFFFF0000|p->pcr , 0);
- sioa = p->ioa.bar;
- smema = p->mema.bar;
- pcibusmap(p->bridge, &smema, &sioa, 1);
- }
- }
- static int
- pcilscan(int bno, Pcidev** list)
- {
- Pcidev *p, *head, *tail;
- int dno, fno, i, hdt, l, maxfno, maxubn, rno, sbn, tbdf, ubn;
- maxubn = bno;
- head = nil;
- tail = nil;
- for(dno = 0; dno <= pcimaxdno; dno++){
- maxfno = 0;
- for(fno = 0; fno <= maxfno; fno++){
- /*
- * For this possible device, form the
- * bus+device+function triplet needed to address it
- * and try to read the vendor and device ID.
- * If successful, allocate a device struct and
- * start to fill it in with some useful information
- * from the device's configuration space.
- */
- tbdf = MKBUS(BusPCI, bno, dno, fno);
- l = pcicfgrw32(tbdf, PciVID, 0, 1);
- if(l == 0xFFFFFFFF || l == 0)
- continue;
- p = malloc(sizeof(*p));
- p->tbdf = tbdf;
- p->vid = l;
- p->did = l>>16;
- if(pcilist != nil)
- pcitail->list = p;
- else
- pcilist = p;
- pcitail = p;
- p->pcr = pcicfgr16(p, PciPCR);
- p->rid = pcicfgr8(p, PciRID);
- p->ccrp = pcicfgr8(p, PciCCRp);
- p->ccru = pcicfgr8(p, PciCCRu);
- p->ccrb = pcicfgr8(p, PciCCRb);
- p->cls = pcicfgr8(p, PciCLS);
- p->ltr = pcicfgr8(p, PciLTR);
- p->intl = pcicfgr8(p, PciINTL);
- /*
- * If the device is a multi-function device adjust the
- * loop count so all possible functions are checked.
- */
- hdt = pcicfgr8(p, PciHDT);
- if(hdt & 0x80)
- maxfno = MaxFNO;
- /*
- * If appropriate, read the base address registers
- * and work out the sizes.
- */
- switch(p->ccrb) {
- case 0x01: /* mass storage controller */
- case 0x02: /* network controller */
- case 0x03: /* display controller */
- case 0x04: /* multimedia device */
- case 0x07: /* simple comm. controllers */
- case 0x08: /* base system peripherals */
- case 0x09: /* input devices */
- case 0x0A: /* docking stations */
- case 0x0B: /* processors */
- case 0x0C: /* serial bus controllers */
- if((hdt & 0x7F) != 0)
- break;
- rno = PciBAR0 - 4;
- for(i = 0; i < nelem(p->mem); i++) {
- rno += 4;
- p->mem[i].bar = pcicfgr32(p, rno);
- p->mem[i].size = pcibarsize(p, rno);
- }
- break;
- case 0x00:
- case 0x05: /* memory controller */
- case 0x06: /* bridge device */
- default:
- break;
- }
- if(head != nil)
- tail->link = p;
- else
- head = p;
- tail = p;
- }
- }
- *list = head;
- for(p = head; p != nil; p = p->link){
- /*
- * Find PCI-PCI bridges and recursively descend the tree.
- */
- if(p->ccrb != 0x06 || p->ccru != 0x04)
- continue;
- /*
- * If the secondary or subordinate bus number is not
- * initialised try to do what the PCI BIOS should have
- * done and fill in the numbers as the tree is descended.
- * On the way down the subordinate bus number is set to
- * the maximum as it's not known how many buses are behind
- * this one; the final value is set on the way back up.
- */
- sbn = pcicfgr8(p, PciSBN);
- ubn = pcicfgr8(p, PciUBN);
- if(sbn == 0 || ubn == 0 || nobios) {
- sbn = maxubn+1;
- /*
- * Make sure memory, I/O and master enables are
- * off, set the primary, secondary and subordinate
- * bus numbers and clear the secondary status before
- * attempting to scan the secondary bus.
- *
- * Initialisation of the bridge should be done here.
- */
- pcicfgw32(p, PciPCR, 0xFFFF0000);
- l = (MaxUBN<<16)|(sbn<<8)|bno;
- pcicfgw32(p, PciPBN, l);
- pcicfgw16(p, PciSPSR, 0xFFFF);
- maxubn = pcilscan(sbn, &p->bridge);
- l = (maxubn<<16)|(sbn<<8)|bno;
- pcicfgw32(p, PciPBN, l);
- }
- else {
- if(ubn > maxubn)
- maxubn = ubn;
- pcilscan(sbn, &p->bridge);
- }
- }
- return maxubn;
- }
- int
- pciscan(int bno, Pcidev **list)
- {
- int ubn;
- lock(&pcicfginitlock);
- ubn = pcilscan(bno, list);
- unlock(&pcicfginitlock);
- return ubn;
- }
- static uchar
- pIIxget(Pcidev *router, uchar link)
- {
- uchar pirq;
- /* link should be 0x60, 0x61, 0x62, 0x63 */
- pirq = pcicfgr8(router, link);
- return (pirq < 16)? pirq: 0;
- }
- static void
- pIIxset(Pcidev *router, uchar link, uchar irq)
- {
- pcicfgw8(router, link, irq);
- }
- static uchar
- viaget(Pcidev *router, uchar link)
- {
- uchar pirq;
- /* link should be 1, 2, 3, 5 */
- pirq = (link < 6)? pcicfgr8(router, 0x55 + (link>>1)): 0;
- return (link & 1)? (pirq >> 4): (pirq & 15);
- }
- static void
- viaset(Pcidev *router, uchar link, uchar irq)
- {
- uchar pirq;
- pirq = pcicfgr8(router, 0x55 + (link >> 1));
- pirq &= (link & 1)? 0x0f: 0xf0;
- pirq |= (link & 1)? (irq << 4): (irq & 15);
- pcicfgw8(router, 0x55 + (link>>1), pirq);
- }
- static uchar
- optiget(Pcidev *router, uchar link)
- {
- uchar pirq = 0;
- /* link should be 0x02, 0x12, 0x22, 0x32 */
- if ((link & 0xcf) == 0x02)
- pirq = pcicfgr8(router, 0xb8 + (link >> 5));
- return (link & 0x10)? (pirq >> 4): (pirq & 15);
- }
- static void
- optiset(Pcidev *router, uchar link, uchar irq)
- {
- uchar pirq;
- pirq = pcicfgr8(router, 0xb8 + (link >> 5));
- pirq &= (link & 0x10)? 0x0f : 0xf0;
- pirq |= (link & 0x10)? (irq << 4): (irq & 15);
- pcicfgw8(router, 0xb8 + (link >> 5), pirq);
- }
- static uchar
- aliget(Pcidev *router, uchar link)
- {
- /* No, you're not dreaming */
- static const uchar map[] = { 0, 9, 3, 10, 4, 5, 7, 6, 1, 11, 0, 12, 0, 14, 0, 15 };
- uchar pirq;
- /* link should be 0x01..0x08 */
- pirq = pcicfgr8(router, 0x48 + ((link-1)>>1));
- return (link & 1)? map[pirq&15]: map[pirq>>4];
- }
- static void
- aliset(Pcidev *router, uchar link, uchar irq)
- {
- /* Inverse of map in aliget */
- static const uchar map[] = { 0, 8, 0, 2, 4, 5, 7, 6, 0, 1, 3, 9, 11, 0, 13, 15 };
- uchar pirq;
- pirq = pcicfgr8(router, 0x48 + ((link-1)>>1));
- pirq &= (link & 1)? 0x0f: 0xf0;
- pirq |= (link & 1)? (map[irq] << 4): (map[irq] & 15);
- pcicfgw8(router, 0x48 + ((link-1)>>1), pirq);
- }
- static uchar
- cyrixget(Pcidev *router, uchar link)
- {
- uchar pirq;
- /* link should be 1, 2, 3, 4 */
- pirq = pcicfgr8(router, 0x5c + ((link-1)>>1));
- return ((link & 1)? pirq >> 4: pirq & 15);
- }
- static void
- cyrixset(Pcidev *router, uchar link, uchar irq)
- {
- uchar pirq;
- pirq = pcicfgr8(router, 0x5c + (link>>1));
- pirq &= (link & 1)? 0x0f: 0xf0;
- pirq |= (link & 1)? (irq << 4): (irq & 15);
- pcicfgw8(router, 0x5c + (link>>1), pirq);
- }
- typedef struct Bridge Bridge;
- struct Bridge
- {
- ushort vid;
- ushort did;
- uchar (*get)(Pcidev *, uchar);
- void (*set)(Pcidev *, uchar, uchar);
- };
- static Bridge southbridges[] = {
- { 0x8086, 0x122e, pIIxget, pIIxset }, // Intel 82371FB
- { 0x8086, 0x1234, pIIxget, pIIxset }, // Intel 82371MX
- { 0x8086, 0x7000, pIIxget, pIIxset }, // Intel 82371SB
- { 0x8086, 0x7110, pIIxget, pIIxset }, // Intel 82371AB
- { 0x8086, 0x7198, pIIxget, pIIxset }, // Intel 82443MX (fn 1)
- { 0x8086, 0x2410, pIIxget, pIIxset }, // Intel 82801AA
- { 0x8086, 0x2420, pIIxget, pIIxset }, // Intel 82801AB
- { 0x8086, 0x2440, pIIxget, pIIxset }, // Intel 82801BA
- { 0x8086, 0x244c, pIIxget, pIIxset }, // Intel 82801BAM
- { 0x8086, 0x248c, pIIxget, pIIxset }, // Intel 82801CAM
- { 0x8086, 0x24c0, pIIxget, pIIxset }, // Intel 82801DBL
- { 0x8086, 0x24cc, pIIxget, pIIxset }, // Intel 82801DBM
- { 0x8086, 0x24d0, pIIxget, pIIxset }, // Intel 82801EB
- { 0x8086, 0x2640, pIIxget, pIIxset }, // Intel 82801FB
- { 0x1106, 0x0586, viaget, viaset }, // Viatech 82C586
- { 0x1106, 0x0596, viaget, viaset }, // Viatech 82C596
- { 0x1106, 0x0686, viaget, viaset }, // Viatech 82C686
- { 0x1106, 0x3227, viaget, viaset }, // Viatech VT8237
- { 0x1045, 0xc700, optiget, optiset }, // Opti 82C700
- { 0x10b9, 0x1533, aliget, aliset }, // Al M1533
- { 0x1039, 0x0008, pIIxget, pIIxset }, // SI 503
- { 0x1039, 0x0496, pIIxget, pIIxset }, // SI 496
- { 0x1078, 0x0100, cyrixget, cyrixset }, // Cyrix 5530 Legacy
- { 0x1022, 0x746B, nil, nil }, // AMD 8111
- { 0x10DE, 0x00D1, nil, nil }, // NVIDIA nForce 3
- { 0x1166, 0x0200, nil, nil }, // ServerWorks ServerSet III LE
- { 0x1002, 0x4377, nil, nil }, // ATI Radeon Xpress 200M
- };
- typedef struct Slot Slot;
- struct Slot {
- uchar bus; // Pci bus number
- uchar dev; // Pci device number
- uchar maps[12]; // Avoid structs! Link and mask.
- uchar slot; // Add-in/built-in slot
- uchar reserved;
- };
- typedef struct Router Router;
- struct Router {
- uchar signature[4]; // Routing table signature
- uchar version[2]; // Version number
- uchar size[2]; // Total table size
- uchar bus; // Interrupt router bus number
- uchar devfn; // Router's devfunc
- uchar pciirqs[2]; // Exclusive PCI irqs
- uchar compat[4]; // Compatible PCI interrupt router
- uchar miniport[4]; // Miniport data
- uchar reserved[11];
- uchar checksum;
- };
- static ushort pciirqs; // Exclusive PCI irqs
- static Bridge *southbridge; // Which southbridge to use.
- static void
- pcirouting(void)
- {
- Slot *e;
- Router *r;
- int size, i, fn, tbdf;
- Pcidev *sbpci, *pci;
- uchar *p, pin, irq, link, *map;
- // Search for PCI interrupt routing table in BIOS
- for(p = (uchar *)KADDR(0xf0000); p < (uchar *)KADDR(0xfffff); p += 16)
- if(p[0] == '$' && p[1] == 'P' && p[2] == 'I' && p[3] == 'R')
- break;
- if(p >= (uchar *)KADDR(0xfffff))
- return;
- r = (Router *)p;
- // print("PCI interrupt routing table version %d.%d at %.6uX\n",
- // r->version[0], r->version[1], (ulong)r & 0xfffff);
- tbdf = (BusPCI << 24)|(r->bus << 16)|(r->devfn << 8);
- sbpci = pcimatchtbdf(tbdf);
- if(sbpci == nil) {
- print("pcirouting: Cannot find south bridge %T\n", tbdf);
- return;
- }
- for(i = 0; i != nelem(southbridges); i++)
- if(sbpci->vid == southbridges[i].vid && sbpci->did == southbridges[i].did)
- break;
- if(i == nelem(southbridges)) {
- print("pcirouting: ignoring south bridge %T %.4uX/%.4uX\n", tbdf, sbpci->vid, sbpci->did);
- return;
- }
- southbridge = &southbridges[i];
- if(southbridge->get == nil || southbridge->set == nil)
- return;
- pciirqs = (r->pciirqs[1] << 8)|r->pciirqs[0];
- size = (r->size[1] << 8)|r->size[0];
- for(e = (Slot *)&r[1]; (uchar *)e < p + size; e++) {
- // print("%.2uX/%.2uX %.2uX: ", e->bus, e->dev, e->slot);
- // for (i = 0; i != 4; i++) {
- // uchar *m = &e->maps[i * 3];
- // print("[%d] %.2uX %.4uX ",
- // i, m[0], (m[2] << 8)|m[1]);
- // }
- // print("\n");
- for(fn = 0; fn != 8; fn++) {
- tbdf = (BusPCI << 24)|(e->bus << 16)|((e->dev | fn) << 8);
- pci = pcimatchtbdf(tbdf);
- if(pci == nil)
- continue;
- pin = pcicfgr8(pci, PciINTP);
- if(pin == 0 || pin == 0xff)
- continue;
- map = &e->maps[(pin - 1) * 3];
- link = map[0];
- irq = southbridge->get(sbpci, link);
- if(irq == 0 || irq == pci->intl)
- continue;
- if(pci->intl != 0 && pci->intl != 0xFF) {
- print("pcirouting: BIOS workaround: %T at pin %d link %d irq %d -> %d\n",
- tbdf, pin, link, irq, pci->intl);
- southbridge->set(sbpci, link, pci->intl);
- continue;
- }
- print("pcirouting: %T at pin %d link %d irq %d\n", tbdf, pin, link, irq);
- pcicfgw8(pci, PciINTL, irq);
- pci->intl = irq;
- }
- }
- }
- static void pcireservemem(void);
- void
- pcibussize(Pcidev *root, ulong *msize, ulong *iosize)
- {
- *msize = 0;
- *iosize = 0;
- pcibusmap(root, msize, iosize, 0);
- }
- static void
- pcicfginit(void)
- {
- char *p;
- Pcidev **list;
- ulong mema, ioa;
- int bno, n, pcibios;
- lock(&pcicfginitlock);
- if(pcicfgmode != -1)
- goto out;
- pcibios = 0;
- if(getconf("*nobios"))
- nobios = 1;
- else if(getconf("*pcibios"))
- pcibios = 1;
- if(getconf("*nopcirouting"))
- nopcirouting = 1;
- /*
- * Try to determine which PCI configuration mode is implemented.
- * Mode2 uses a byte at 0xCF8 and another at 0xCFA; Mode1 uses
- * a DWORD at 0xCF8 and another at 0xCFC and will pass through
- * any non-DWORD accesses as normal I/O cycles. There shouldn't be
- * a device behind these addresses so if Mode1 accesses fail try
- * for Mode2 (Mode2 is deprecated).
- */
- if(!pcibios){
- /*
- * Bits [30:24] of PciADDR must be 0,
- * according to the spec.
- */
- n = inl(PciADDR);
- if(!(n & 0x7FF00000)){
- outl(PciADDR, 0x80000000);
- outb(PciADDR+3, 0);
- if(inl(PciADDR) & 0x80000000){
- pcicfgmode = 1;
- pcimaxdno = 31;
- }
- }
- outl(PciADDR, n);
- if(pcicfgmode < 0){
- /*
- * The 'key' part of PciCSE should be 0.
- */
- n = inb(PciCSE);
- if(!(n & 0xF0)){
- outb(PciCSE, 0x0E);
- if(inb(PciCSE) == 0x0E){
- pcicfgmode = 2;
- pcimaxdno = 15;
- }
- }
- outb(PciCSE, n);
- }
- }
-
- if(pcicfgmode < 0)
- goto out;
- fmtinstall('T', tbdffmt);
- if(p = getconf("*pcimaxbno")){
- n = strtoul(p, 0, 0);
- if(n < pcimaxbno)
- pcimaxbno = n;
- }
- if(p = getconf("*pcimaxdno")){
- n = strtoul(p, 0, 0);
- if(n < pcimaxdno)
- pcimaxdno = n;
- }
- list = &pciroot;
- for(bno = 0; bno <= pcimaxbno; bno++) {
- int sbno = bno;
- bno = pcilscan(bno, list);
- while(*list)
- list = &(*list)->link;
- if (sbno == 0) {
- Pcidev *pci;
- /*
- * If we have found a PCI-to-Cardbus bridge, make sure
- * it has no valid mappings anymore.
- */
- for(pci = pciroot; pci != nil; pci = pci->link){
- if (pci->ccrb == 6 && pci->ccru == 7) {
- ushort bcr;
- /* reset the cardbus */
- bcr = pcicfgr16(pci, PciBCR);
- pcicfgw16(pci, PciBCR, 0x40 | bcr);
- delay(50);
- }
- }
- }
- }
- if(pciroot == nil)
- goto out;
- if(nobios) {
- /*
- * Work out how big the top bus is
- */
- pcibussize(pciroot, &mema, &ioa);
-
- /*
- * Align the windows and map it
- */
- ioa = 0x1000;
- mema = 0x90000000;
- pcilog("Mask sizes: mem=%lux io=%lux\n", mema, ioa);
- pcibusmap(pciroot, &mema, &ioa, 1);
- DBG("Sizes2: mem=%lux io=%lux\n", mema, ioa);
-
- unlock(&pcicfginitlock);
- return;
- }
- if (!nopcirouting)
- pcirouting();
- out:
- pcireservemem();
- unlock(&pcicfginitlock);
- if(getconf("*pcihinv"))
- pcihinv(nil);
- }
- static void
- pcireservemem(void)
- {
- int i;
- Pcidev *p;
-
- /*
- * mark all the physical address space claimed by pci devices
- * as in use, so that upaalloc doesn't give it out.
- */
- for(p=pciroot; p; p=p->list)
- for(i=0; i<nelem(p->mem); i++)
- if(p->mem[i].bar && (p->mem[i].bar&1) == 0)
- upareserve(p->mem[i].bar&~0x0F, p->mem[i].size);
- }
- static int
- pcicfgrw8(int tbdf, int rno, int data, int read)
- {
- int o, type, x;
- if(pcicfgmode == -1)
- pcicfginit();
- if(BUSBNO(tbdf))
- type = 0x01;
- else
- type = 0x00;
- x = -1;
- if(BUSDNO(tbdf) > pcimaxdno)
- return x;
- lock(&pcicfglock);
- switch(pcicfgmode){
- case 1:
- o = rno & 0x03;
- rno &= ~0x03;
- outl(PciADDR, 0x80000000|BUSBDF(tbdf)|rno|type);
- if(read)
- x = inb(PciDATA+o);
- else
- outb(PciDATA+o, data);
- outl(PciADDR, 0);
- break;
- case 2:
- outb(PciCSE, 0x80|(BUSFNO(tbdf)<<1));
- outb(PciFORWARD, BUSBNO(tbdf));
- if(read)
- x = inb((0xC000|(BUSDNO(tbdf)<<8)) + rno);
- else
- outb((0xC000|(BUSDNO(tbdf)<<8)) + rno, data);
- outb(PciCSE, 0);
- break;
- }
- unlock(&pcicfglock);
- return x;
- }
- int
- pcicfgr8(Pcidev* pcidev, int rno)
- {
- return pcicfgrw8(pcidev->tbdf, rno, 0, 1);
- }
- void
- pcicfgw8(Pcidev* pcidev, int rno, int data)
- {
- pcicfgrw8(pcidev->tbdf, rno, data, 0);
- }
- static int
- pcicfgrw16(int tbdf, int rno, int data, int read)
- {
- int o, type, x;
- if(pcicfgmode == -1)
- pcicfginit();
- if(BUSBNO(tbdf))
- type = 0x01;
- else
- type = 0x00;
- x = -1;
- if(BUSDNO(tbdf) > pcimaxdno)
- return x;
- lock(&pcicfglock);
- switch(pcicfgmode){
- case 1:
- o = rno & 0x02;
- rno &= ~0x03;
- outl(PciADDR, 0x80000000|BUSBDF(tbdf)|rno|type);
- if(read)
- x = ins(PciDATA+o);
- else
- outs(PciDATA+o, data);
- outl(PciADDR, 0);
- break;
- case 2:
- outb(PciCSE, 0x80|(BUSFNO(tbdf)<<1));
- outb(PciFORWARD, BUSBNO(tbdf));
- if(read)
- x = ins((0xC000|(BUSDNO(tbdf)<<8)) + rno);
- else
- outs((0xC000|(BUSDNO(tbdf)<<8)) + rno, data);
- outb(PciCSE, 0);
- break;
- }
- unlock(&pcicfglock);
- return x;
- }
- int
- pcicfgr16(Pcidev* pcidev, int rno)
- {
- return pcicfgrw16(pcidev->tbdf, rno, 0, 1);
- }
- void
- pcicfgw16(Pcidev* pcidev, int rno, int data)
- {
- pcicfgrw16(pcidev->tbdf, rno, data, 0);
- }
- static int
- pcicfgrw32(int tbdf, int rno, int data, int read)
- {
- int type, x;
- if(pcicfgmode == -1)
- pcicfginit();
- if(BUSBNO(tbdf))
- type = 0x01;
- else
- type = 0x00;
- x = -1;
- if(BUSDNO(tbdf) > pcimaxdno)
- return x;
- lock(&pcicfglock);
- switch(pcicfgmode){
- case 1:
- rno &= ~0x03;
- outl(PciADDR, 0x80000000|BUSBDF(tbdf)|rno|type);
- if(read)
- x = inl(PciDATA);
- else
- outl(PciDATA, data);
- outl(PciADDR, 0);
- break;
- case 2:
- outb(PciCSE, 0x80|(BUSFNO(tbdf)<<1));
- outb(PciFORWARD, BUSBNO(tbdf));
- if(read)
- x = inl((0xC000|(BUSDNO(tbdf)<<8)) + rno);
- else
- outl((0xC000|(BUSDNO(tbdf)<<8)) + rno, data);
- outb(PciCSE, 0);
- break;
- }
- unlock(&pcicfglock);
- return x;
- }
- int
- pcicfgr32(Pcidev* pcidev, int rno)
- {
- return pcicfgrw32(pcidev->tbdf, rno, 0, 1);
- }
- void
- pcicfgw32(Pcidev* pcidev, int rno, int data)
- {
- pcicfgrw32(pcidev->tbdf, rno, data, 0);
- }
- Pcidev*
- pcimatch(Pcidev* prev, int vid, int did)
- {
- if(pcicfgmode == -1)
- pcicfginit();
- if(prev == nil)
- prev = pcilist;
- else
- prev = prev->list;
- while(prev != nil){
- if((vid == 0 || prev->vid == vid)
- && (did == 0 || prev->did == did))
- break;
- prev = prev->list;
- }
- return prev;
- }
- Pcidev*
- pcimatchtbdf(int tbdf)
- {
- Pcidev *pcidev;
- if(pcicfgmode == -1)
- pcicfginit();
- for(pcidev = pcilist; pcidev != nil; pcidev = pcidev->list) {
- if(pcidev->tbdf == tbdf)
- break;
- }
- return pcidev;
- }
- uchar
- pciipin(Pcidev *pci, uchar pin)
- {
- if (pci == nil)
- pci = pcilist;
- while (pci) {
- uchar intl;
- if (pcicfgr8(pci, PciINTP) == pin && pci->intl != 0 && pci->intl != 0xff)
- return pci->intl;
- if (pci->bridge && (intl = pciipin(pci->bridge, pin)) != 0)
- return intl;
- pci = pci->list;
- }
- return 0;
- }
- static void
- pcilhinv(Pcidev* p)
- {
- int i;
- Pcidev *t;
- if(p == nil) {
- putstrn(PCICONS.output, PCICONS.ptr);
- p = pciroot;
- print("bus dev type vid did intl memory\n");
- }
- for(t = p; t != nil; t = t->link) {
- print("%d %2d/%d %.2ux %.2ux %.2ux %.4ux %.4ux %3d ",
- BUSBNO(t->tbdf), BUSDNO(t->tbdf), BUSFNO(t->tbdf),
- t->ccrb, t->ccru, t->ccrp, t->vid, t->did, t->intl);
- for(i = 0; i < nelem(p->mem); i++) {
- if(t->mem[i].size == 0)
- continue;
- print("%d:%.8lux %d ", i,
- t->mem[i].bar, t->mem[i].size);
- }
- if(t->ioa.bar || t->ioa.size)
- print("ioa:%.8lux %d ", t->ioa.bar, t->ioa.size);
- if(t->mema.bar || t->mema.size)
- print("mema:%.8lux %d ", t->mema.bar, t->mema.size);
- if(t->bridge)
- print("->%d", BUSBNO(t->bridge->tbdf));
- print("\n");
- }
- while(p != nil) {
- if(p->bridge != nil)
- pcilhinv(p->bridge);
- p = p->link;
- }
- }
- void
- pcihinv(Pcidev* p)
- {
- if(pcicfgmode == -1)
- pcicfginit();
- lock(&pcicfginitlock);
- pcilhinv(p);
- unlock(&pcicfginitlock);
- }
- void
- pcireset(void)
- {
- Pcidev *p;
- if(pcicfgmode == -1)
- pcicfginit();
- for(p = pcilist; p != nil; p = p->list) {
- /* don't mess with the bridges */
- if(p->ccrb == 0x06)
- continue;
- pciclrbme(p);
- }
- }
- void
- pcisetioe(Pcidev* p)
- {
- p->pcr |= IOen;
- pcicfgw16(p, PciPCR, p->pcr);
- }
- void
- pciclrioe(Pcidev* p)
- {
- p->pcr &= ~IOen;
- pcicfgw16(p, PciPCR, p->pcr);
- }
- void
- pcisetbme(Pcidev* p)
- {
- p->pcr |= MASen;
- pcicfgw16(p, PciPCR, p->pcr);
- }
- void
- pciclrbme(Pcidev* p)
- {
- p->pcr &= ~MASen;
- pcicfgw16(p, PciPCR, p->pcr);
- }
- void
- pcisetmwi(Pcidev* p)
- {
- p->pcr |= MemWrInv;
- pcicfgw16(p, PciPCR, p->pcr);
- }
- void
- pciclrmwi(Pcidev* p)
- {
- p->pcr &= ~MemWrInv;
- pcicfgw16(p, PciPCR, p->pcr);
- }
- static int
- pcigetpmrb(Pcidev* p)
- {
- int ptr;
- if(p->pmrb != 0)
- return p->pmrb;
- p->pmrb = -1;
- /*
- * If there are no extended capabilities implemented,
- * (bit 4 in the status register) assume there's no standard
- * power management method.
- * Find the capabilities pointer based on PCI header type.
- */
- if(!(p->pcr & 0x0010))
- return -1;
- switch(pcicfgr8(p, PciHDT)){
- default:
- return -1;
- case 0: /* all other */
- case 1: /* PCI to PCI bridge */
- ptr = 0x34;
- break;
- case 2: /* CardBus bridge */
- ptr = 0x14;
- break;
- }
- ptr = pcicfgr32(p, ptr);
- while(ptr != 0){
- /*
- * Check for validity.
- * Can't be in standard header and must be double
- * word aligned.
- */
- if(ptr < 0x40 || (ptr & ~0xFC))
- return -1;
- if(pcicfgr8(p, ptr) == 0x01){
- p->pmrb = ptr;
- return ptr;
- }
- ptr = pcicfgr8(p, ptr+1);
- }
- return -1;
- }
- int
- pcigetpms(Pcidev* p)
- {
- int pmcsr, ptr;
- if((ptr = pcigetpmrb(p)) == -1)
- return -1;
- /*
- * Power Management Register Block:
- * offset 0: Capability ID
- * 1: next item pointer
- * 2: capabilities
- * 4: control/status
- * 6: bridge support extensions
- * 7: data
- */
- pmcsr = pcicfgr16(p, ptr+4);
- return pmcsr & 0x0003;
- }
- int
- pcisetpms(Pcidev* p, int state)
- {
- int ostate, pmc, pmcsr, ptr;
- if((ptr = pcigetpmrb(p)) == -1)
- return -1;
- pmc = pcicfgr16(p, ptr+2);
- pmcsr = pcicfgr16(p, ptr+4);
- ostate = pmcsr & 0x0003;
- pmcsr &= ~0x0003;
- switch(state){
- default:
- return -1;
- case 0:
- break;
- case 1:
- if(!(pmc & 0x0200))
- return -1;
- break;
- case 2:
- if(!(pmc & 0x0400))
- return -1;
- break;
- case 3:
- break;
- }
- pmcsr |= state;
- pcicfgw16(p, ptr+4, pmcsr);
- return ostate;
- }
|