1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038 |
- /*
- * This file is part of the UCB release of Plan 9. It is subject to the license
- * terms in the LICENSE file found in the top-level directory of this
- * distribution and at http://akaros.cs.berkeley.edu/files/Plan9License. No
- * part of the UCB release of Plan 9, including this file, may be copied,
- * modified, propagated, or distributed except according to the terms contained
- * in the LICENSE file.
- */
- #include <u.h>
- #include <libc.h>
- #include <bio.h>
- #include <mach.h>
- #define Extern extern
- #include "power.h"
- void add(ulong);
- void addc(ulong);
- void adde(ulong);
- void addme(ulong);
- void addze(ulong);
- void and(ulong);
- void andc(ulong);
- void cmp(ulong);
- void cmpl(ulong);
- void cntlzw(ulong);
- void dcbf(ulong);
- void dcbi(ulong);
- void dcbst(ulong);
- void dcbt(ulong);
- void dcbtst(ulong);
- void dcbz(ulong);
- void divw(ulong);
- void divwu(ulong);
- void eciwx(ulong);
- void ecowx(ulong);
- void eieio(ulong);
- void eqv(ulong);
- void extsb(ulong);
- void extsh(ulong);
- void icbi(ulong);
- void lbzx(ulong);
- void lfdx(ulong);
- void lfsx(ulong);
- void lhax(ulong);
- void lhbrx(ulong);
- void lhzx(ulong);
- void lswi(ulong);
- void lswx(ulong);
- void lwarx(ulong);
- void lwbrx(ulong);
- void lwzx(ulong);
- void mcrxr(ulong);
- void mfcr(ulong);
- void mfmsr(ulong);
- void mfpmr(ulong);
- void mfspr(ulong);
- void mfsr(ulong);
- void mfsrin(ulong);
- void mftb(ulong);
- void mftbu(ulong);
- void mspr(ulong);
- void mtcrf(ulong);
- void mtmsr(ulong);
- void mtpmr(ulong);
- void mtspr(ulong);
- void mtsr(ulong);
- void mtsrin(ulong);
- void mttb(ulong);
- void mttbu(ulong);
- void mulhw(ulong);
- void mulhwu(ulong);
- void mullw(ulong);
- void nand(ulong);
- void neg(ulong);
- void nor(ulong);
- void or(ulong);
- void orc(ulong);
- void slbia(ulong);
- void slbia(ulong);
- void slw(ulong);
- void sraw(ulong);
- void srawi(ulong);
- void srw(ulong);
- void stbx(ulong);
- void stfdx(ulong);
- void stfiwx(ulong);
- void stfsx(ulong);
- void sthbrx(ulong);
- void sthx(ulong);
- void stswi(ulong);
- void stswx(ulong);
- void stwbrx(ulong);
- void stwcx(ulong);
- void stwx(ulong);
- void subf(ulong);
- void subfc(ulong);
- void subfe(ulong);
- void subfme(ulong);
- void subfze(ulong);
- void sync(ulong);
- void tlbie(ulong);
- void tw(ulong);
- void xor(ulong);
- Inst op31[] = {
- [0] {cmp, "cmp", Iarith},
- [4] {tw, "tw", Iarith},
- [8] {subfc, "subfc", Iarith},
- [10] {addc, "addc", Iarith},
- [11] {mulhwu, "mulhwu", Iarith},
- [19] {mfcr, "mfcr", Iarith},
- [20] {lwarx, "lwarx", Iload},
- [23] {lwzx, "lwzx", Iload},
- [24] {slw, "slw", Ilog},
- [26] {cntlzw, "cntlzw", Ilog},
- [28] {and, "and", Ilog},
- [32] {cmpl, "cmpl", Iarith},
- [40] {subf, "subf", Iarith},
- [54] {dcbst, "dcbst", Icontrol},
- [55] {lwzx, "lwzux", Iload},
- [60] {andc, "andc", Ilog},
- [75] {mulhw, "mulhw", Iarith},
- [83] {0, "mfmsr", Icontrol},
- [86] {dcbf, "dcbf", Icontrol},
- [87] {lbzx, "lbzx", Iload},
- [104] {neg, "neg", Iarith},
- [115] {0, "mfpmr", Iarith},
- [119] {lbzx, "lbzux", Iload},
- [124] {nor, "nor", Iarith},
- [136] {subfe, "subfe", Iarith},
- [138] {adde, "adde", Iarith},
- [144] {mtcrf, "mtcrf", Ireg},
- [146] {0, "mtmsr", Icontrol},
- [150] {stwcx, "stwcx.", Istore},
- [151] {stwx, "stwx", Istore},
- [178] {0, "mtpmr", Icontrol},
- [183] {stwx, "stwux", Istore},
- [200] {subfze, "subfze", Iarith},
- [202] {addze, "addze", Iarith},
- [210] {0, "mtsr", Ireg},
- [215] {stbx, "stbx", Istore},
- [232] {subfme, "subfme", Iarith},
- [234] {addme, "addme", Iarith},
- [235] {mullw, "mullw", Iarith},
- [242] {0, "mtsrin", Ireg},
- [246] {dcbtst, "dcbtst", Icontrol},
- [247] {stbx, "stbux", Istore},
- [266] {add, "add", Iarith},
- [275] {0, "mftb", Icontrol},
- [278] {dcbt, "dcbt", Icontrol},
- [279] {lhzx, "lhzx", Iload},
- [284] {eqv, "eqv", Ilog},
- [306] {0, "tlbie", Icontrol},
- [307] {0, "mftbu", Icontrol},
- [310] {0, "eciwx", Icontrol},
- [311] {lhzx, "lhzux", Iload},
- [316] {xor, "xor", Ilog},
- [339] {mspr, "mfspr", Ireg},
- [343] {lhax, "lhax", Iload},
- [375] {lhax, "lhaux", Iload},
- [403] {0, "mttb", Icontrol},
- [407] {sthx, "sthx", Istore},
- [412] {orc, "orc", Ilog},
- [434] {0, "slbia", Iarith},
- [435] {0, "mttbu", Icontrol},
- [438] {0, "ecowx", Icontrol},
- [439] {sthx, "sthux", Istore},
- [444] {or, "or", Ilog},
- [459] {divwu, "divwu", Iarith},
- [467] {mspr, "mtspr", Ireg},
- [470] {0, "dcbi", Icontrol},
- [476] {nand, "nand", Ilog},
- [491] {divw, "divw", Iarith},
- [498] {0, "slbia", Icontrol},
- [512] {mcrxr, "mcrxr", Ireg},
- [533] {lswx, "lswx", Iload},
- [534] {lwbrx, "lwbrx", Iload},
- [535] {lfsx, "lfsx", Ifloat},
- [536] {srw, "srw", Ilog},
- [567] {lfsx, "lfsux", Ifloat},
- [595] {0, "mfsr", Iarith},
- [597] {lswi, "lswi", Iarith},
- [598] {sync, "sync", Iarith},
- [599] {lfdx, "lfdx", Ifloat},
- [631] {lfdx, "lfdux", Ifloat},
- [659] {0, "mfsrin", Ireg},
- [661] {stswx, "stswx", Istore},
- [662] {stwbrx, "stwbrx", Istore},
- [663] {stfsx, "stfsx", Istore},
- [695] {stfsx, "stfsux", Istore},
- [725] {stswi, "stswi", Istore},
- [727] {stfdx, "stfdx", Istore},
- [759] {stfdx, "stfdux", Istore},
- [790] {lhbrx, "lhbrx", Iload},
- [792] {sraw, "sraw", Ilog},
- [824] {srawi, "srawi", Ilog},
- [854] {0, "eieio", Icontrol},
- [918] {sthbrx, "sthbrx", Istore},
- [922] {extsh, "extsh", Iarith},
- [954] {extsb, "extsb", Iarith},
- [982] {icbi, "icbi", Icontrol},
- [983] {unimp, "stfiwx", Istore},
- [1014] {dcbz, "dcbz", Icontrol},
- };
- Inset ops31 = {op31, nelem(op31)};
- void
- mspr(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t *d;
- char *n;
- char buf[20];
- getarrr(ir);
- switch((rb<<5) | ra) {
- case 0:
- undef(ir); /* was mq */
- return;
- case 1:
- d = ®.xer; n = "xer";
- break;
- case 268:
- case 284:
- d = ®.tbl; n = "tbl";
- break;
- case 269:
- case 285:
- d = ®.tbu; n = "tbu";
- break;
- case 22:
- d = ®.dec; n = "dec";
- break;
- case 8:
- d = ®.lr; n = "lr";
- break;
- case 9:
- d = ®.ctr; n = "ctr";
- break;
- default:
- d = 0; sprint(n = buf, "spr%d", rd);
- break;
- }
- if(getxo(ir) == 339) {
- if(trace)
- itrace("%s\tr%d,%s", ci->name, rd, n);
- if(d != nil)
- reg.r[rd] = *d;
- } else {
- if(trace)
- itrace("%s\t%s,r%d", ci->name, n, rd);
- if(d != nil)
- *d = reg.r[rd];
- }
- }
- static void
- setcr(int d, int32_t r)
- {
- int c;
- c = 0;
- if(reg.xer & XER_SO)
- c |= 1;
- if(r == 0)
- c |= 2;
- else if(r > 0)
- c |= 4;
- else
- c |= 8;
- reg.cr = (reg.cr & ~mkCR(d, 0xF)) | mkCR(d, c);
- }
- void
- addi(uint32_t ir)
- {
- int rd, ra;
- int32_t imm;
- getairr(ir);
- if(trace) {
- if(ra)
- itrace("%s\tr%d,r%d,$0x%lux", ci->name, rd, ra, imm);
- else
- itrace("li\tr%d,$0x%lux", rd, imm);
- }
- if(ra)
- imm += reg.r[ra];
- reg.r[rd] = imm;
- }
- void
- addis(uint32_t ir)
- {
- int rd, ra;
- int32_t imm;
- getairr(ir);
- if(trace) {
- if(ra)
- itrace("%s\tr%d,r%d,$0x%lux", ci->name, rd, ra, imm);
- else
- itrace("lis\tr%d,$0x%lux", rd, imm);
- }
- imm <<= 16;
- if(ra)
- imm += reg.r[ra];
- reg.r[rd] = imm;
- }
- void
- and(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = reg.r[rs] & reg.r[rb];
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- andc(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = reg.r[rs] & ~reg.r[rb];
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- andicc(uint32_t ir)
- {
- int rs, ra;
- uint32_t imm;
- getlirr(ir);
- reg.r[ra] = reg.r[rs] & imm;
- if(trace)
- itrace("%s\tr%d,r%d,$0x%lx", ci->name, ra, rs, imm);
- setcr(0, reg.r[ra]);
- }
- void
- andiscc(uint32_t ir)
- {
- int rs, ra;
- uint32_t imm;
- getlirr(ir);
- reg.r[ra] = reg.r[rs] & (imm<<16);
- if(trace)
- itrace("%s\tr%d,r%d,$0x%lx", ci->name, ra, rs, imm);
- setcr(0, reg.r[ra]);
- }
- void
- cmpli(uint32_t ir)
- {
- int rd, ra;
- uint32_t c;
- uint32_t imm, v;
- getairr(ir);
- imm &= 0xFFFF;
- if(rd & 3)
- undef(ir);
- rd >>= 2;
- v = reg.r[ra];
- c = 0;
- if(reg.xer & XER_SO)
- c |= CRSO;
- if(v < imm)
- c |= CRLT;
- else if(v == imm)
- c |= CREQ;
- else
- c |= CRGT;
- c >>= 28;
- reg.cr = (reg.cr & ~mkCR(rd, 0xF)) | mkCR(rd, c);
- if(trace)
- itrace("%s\tcrf%d,r%d,0x%lux [cr=#%x]", ci->name, rd, ra, imm, c);
- }
- void
- cmp(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t c;
- int32_t va, vb;
- getarrr(ir);
- if(rd & 3)
- undef(ir);
- rd >>= 2;
- c = 0;
- if(reg.xer & XER_SO)
- c |= CRSO;
- va = reg.r[ra];
- vb = reg.r[rb];
- if(va < vb)
- c |= CRLT;
- else if(va == vb)
- c |= CREQ;
- else
- c |= CRGT;
- c >>= 28;
- reg.cr = (reg.cr & ~mkCR(rd, 0xF)) | mkCR(rd, c);
- if(trace)
- itrace("%s\tcrf%d,r%d,r%d [cr=#%x]", ci->name, rd, ra, rb, c);
- }
- void
- cmpi(uint32_t ir)
- {
- int rd, ra;
- uint32_t c;
- int32_t imm, v;
- getairr(ir);
- if(rd & 3)
- undef(ir);
- rd >>= 2;
- v = reg.r[ra];
- c = 0;
- if(reg.xer & XER_SO)
- c |= CRSO;
- if(v < imm)
- c |= CRLT;
- else if(v == imm)
- c |= CREQ;
- else
- c |= CRGT;
- c >>= 28;
- reg.cr = (reg.cr & ~mkCR(rd, 0xF)) | mkCR(rd, c);
- if(trace)
- itrace("%s\tcrf%d,r%d,0x%lux [cr=#%x]", ci->name, rd, ra, imm, c);
- }
- void
- cmpl(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t c;
- uint32_t va, vb;
- getarrr(ir);
- if(rd & 3)
- undef(ir);
- rd >>= 2;
- c = 0;
- if(reg.xer & XER_SO)
- c |= CRSO;
- va = reg.r[ra];
- vb = reg.r[rb];
- if(va < vb)
- c |= CRLT;
- else if(va == vb)
- c |= CREQ;
- else
- c |= CRGT;
- c >>= 28;
- reg.cr = (reg.cr & ~mkCR(rd, 0xF)) | mkCR(rd, c);
- if(trace)
- itrace("%s\tcrf%d,r%d,r%d [cr=#%x]", ci->name, rd, ra, rb, c);
- }
- void
- cntlzw(uint32_t ir)
- {
- int rs, ra, rb, n;
- getlrrr(ir);
- if(rb)
- undef(ir);
- for(n=0; n<32 && (reg.r[rs] & (1L<<(31-n))) == 0; n++)
- ;
- reg.r[ra] = n;
- if(trace)
- itrace("%s%s\tr%d,r%d", ci->name, ir&1?".":"", ra, rs);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- eqv(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = ~(reg.r[rs] ^ reg.r[rb]);
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- extsb(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- if(rb)
- undef(ir);
- reg.r[ra] = (schar)reg.r[rs];
- if(trace)
- itrace("%s%s\tr%d,r%d", ci->name, ir&1?".":"", ra, rs);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- extsh(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- if(rb)
- undef(ir);
- reg.r[ra] = (int16_t)reg.r[rs];
- if(trace)
- itrace("%s%s\tr%d,r%d", ci->name, ir&1?".":"", ra, rs);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- add(uint32_t ir)
- {
- int rd, ra, rb;
- uint64_t r;
- getarrr(ir);
- r = (uint64_t)(uint32_t)reg.r[ra] + (uint64_t)(uint32_t)reg.r[rb];
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(r >> 16)
- reg.xer |= XER_SO | XER_OV; /* TO DO: rubbish */
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- addc(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- r = (uint64_t)(uint32_t)reg.r[ra] + (uint64_t)(uint32_t)reg.r[rb];
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- adde(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- r = (uint64_t)(uint32_t)reg.r[ra] + (uint64_t)(uint32_t)reg.r[rb] + ((reg.xer&XER_CA)!=0);
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- addic(uint32_t ir)
- {
- int rd, ra;
- int32_t imm;
- uint32_t v;
- uint64_t r;
- getairr(ir);
- r = (uint64_t)(uint32_t)reg.r[ra] + (uint64_t)(uint32_t)imm;
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- reg.r[rd] = (uint32_t)r;
- if(trace)
- itrace("%s\tr%d,r%d,$%ld", ci->name, rd, ra, imm);
- }
- void
- addiccc(uint32_t ir)
- {
- int rd, ra;
- int32_t imm;
- uint32_t v;
- uint64_t r;
- getairr(ir);
- r = (uint64_t)(uint32_t)reg.r[ra] + (uint64_t)(uint32_t)imm;
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- reg.r[rd] = (uint32_t)r;
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s\tr%d,r%d,$%ld", ci->name, rd, ra, imm);
- }
- void
- addme(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- if(rb)
- undef(ir);
- r = (uint64_t)(uint32_t)reg.r[ra] + (uint64_t)0xFFFFFFFFU + ((reg.xer&XER_CA)!=0);
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra);
- }
- void
- addze(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- if(rb)
- undef(ir);
- r = (uint64_t)(uint32_t)reg.r[ra] + ((reg.xer&XER_CA)!=0);
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra);
- }
- void
- divw(uint32_t ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- if(reg.r[rb] != 0 && ((uint32_t)reg.r[ra] != 0x80000000 || reg.r[rb] != -1))
- reg.r[rd] = reg.r[ra]/reg.r[rb];
- else if(ir & OE)
- reg.xer |= XER_SO | XER_OV;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- divwu(uint32_t ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- if(reg.r[rb] != 0)
- reg.r[rd] = (uint32_t)reg.r[ra]/(uint32_t)reg.r[rb];
- else if(ir & OE)
- reg.xer |= XER_SO | XER_OV;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- mcrxr(uint32_t ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- if(rd & 3 || ra != 0 || rb != 0 || ir & Rc)
- undef(ir);
- rd >>= 2;
- reg.cr = (reg.cr & ~mkCR(rd, 0xF)) | mkCR(rd, reg.xer>>28);
- reg.xer &= ~(0xF<<28);
- }
- void
- mtcrf(uint32_t ir)
- {
- int rs, crm, i;
- uint32_t m;
- if(ir & ((1<<20)|(1<<11)|Rc))
- undef(ir);
- rs = (ir>>21)&0x1F;
- crm = (ir>>12)&0xFF;
- m = 0;
- for(i = 0x80; i; i >>= 1) {
- m <<= 4;
- if(crm & i)
- m |= 0xF;
- }
- reg.cr = (reg.cr & ~m) | (reg.r[rs] & m);
- }
- void
- mfcr(uint32_t ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- if(ra != 0 || rb != 0 || ir & Rc)
- undef(ir);
- reg.r[rd] = reg.cr;
- }
- void
- mulhw(ulong ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- reg.r[rd] = ((vlong)(long)reg.r[ra]*(long)reg.r[rb])>>32;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&Rc?".":"", rd, ra, rb);
- /* BUG: doesn't set OV */
- }
- void
- mulhwu(uint32_t ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- reg.r[rd] = ((uint64_t)(uint32_t)reg.r[ra]*(uint32_t)reg.r[rb])>>32;
- if(ir & Rc)
- setcr(0, reg.r[rd]); /* not sure whether CR setting is signed or unsigned */
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&Rc?".":"", rd, ra, rb);
- /* BUG: doesn't set OV */
- }
- void
- mullw(uint32_t ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- reg.r[rd] = (uint64_t)(uint32_t)reg.r[ra]*(uint32_t)reg.r[rb];
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&Rc?".":"", rd, ra, rb);
- /* BUG: doesn't set OV */
- }
- void
- mulli(uint32_t ir)
- {
- int rd, ra;
- int32_t imm;
- getairr(ir);
- reg.r[rd] = (uint64_t)(uint32_t)reg.r[ra]*(uint32_t)imm;
- if(trace)
- itrace("%s\tr%d,r%d,$%ld", ci->name, rd, ra, imm);
- }
- void
- nand(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = ~(reg.r[rs] & reg.r[rb]);
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- }
- void
- neg(uint32_t ir)
- {
- int rd, ra, rb;
- getarrr(ir);
- if(rb)
- undef(ir);
- if(ir & OE)
- reg.xer &= ~XER_OV;
- if((uint32_t)reg.r[ra] == 0x80000000) {
- if(ir & OE)
- reg.xer |= XER_SO | XER_OV;
- reg.r[rd] = reg.r[ra];
- } else
- reg.r[rd] = -reg.r[ra];
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- }
- void
- nor(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = ~(reg.r[rs] | reg.r[rb]);
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- }
- void
- or(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = reg.r[rs] | reg.r[rb];
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace) {
- if(rs == rb)
- itrace("mr%s\tr%d,r%d", ir&1?".":"", ra, rs);
- else
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- }
- }
- void
- orc(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = reg.r[rs] | ~reg.r[rb];
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- }
- void
- ori(uint32_t ir)
- {
- int rs, ra;
- uint32_t imm;
- getlirr(ir);
- reg.r[ra] = reg.r[rs] | imm;
- if(trace)
- itrace("%s\tr%d,r%d,$0x%lx", ci->name, ra, rs, imm);
- }
- void
- oris(uint32_t ir)
- {
- int rs, ra;
- uint32_t imm;
- getlirr(ir);
- reg.r[ra] = reg.r[rs] | (imm<<16);
- if(trace)
- itrace("%s\tr%d,r%d,$0x%lx", ci->name, ra, rs, imm);
- }
- static uint32_t
- mkmask(int mb, int me)
- {
- int i;
- uint32_t v;
- if(mb > me)
- return mkmask(0, me) | mkmask(mb, 31);
- v = 0;
- for(i=mb; i<=me; i++)
- v |= 1L << (31-i); /* don't need a loop, but i'm lazy */
- return v;
- }
- static uint32_t
- rotl(uint32_t v, int sh)
- {
- if(sh == 0)
- return v;
- return (v<<sh) | (v>>(32-sh));
- }
- void
- rlwimi(uint32_t ir)
- {
- int rs, ra, rb, sh;
- uint32_t m;
- getlrrr(ir);
- sh = rb;
- m = mkmask((ir>>6)&0x1F, (ir>>1)&0x1F);
- reg.r[ra] = (reg.r[ra] & ~m) | (rotl(reg.r[rs], sh) & m);
- if(trace)
- itrace("%s\tr%d,r%d,%d,#%lux", ci->name, ra, rs, sh, m);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- rlwinm(uint32_t ir)
- {
- int rs, ra, rb, sh;
- uint32_t m;
- getlrrr(ir);
- sh = rb;
- m = mkmask((ir>>6)&0x1F, (ir>>1)&0x1F);
- reg.r[ra] = rotl(reg.r[rs], sh) & m;
- if(trace)
- itrace("%s%s\tr%d,r%d,%d,#%lux", ci->name, ir&Rc?".":"", ra, rs, sh, m);
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- }
- void
- rlwnm(uint32_t ir)
- {
- int rs, ra, rb, sh;
- uint32_t m;
- getlrrr(ir);
- sh = reg.r[rb] & 0x1F;
- m = mkmask((ir>>6)&0x1F, (ir>>1)&0x1F);
- reg.r[ra] = rotl(reg.r[rs], sh) & m;
- if(trace)
- itrace("%s\tr%d,r%d,r%d,#%lux", ci->name, ra, rs, rb, m);
- if(ir & 1)
- setcr(0, reg.r[ra]);
- }
- void
- slw(uint32_t ir)
- {
- int rs, ra, rb;
- int32_t v;
- getlrrr(ir);
- v = reg.r[rb];
- if((v & 0x20) == 0) {
- v &= 0x1F;
- reg.r[ra] = (uint32_t)reg.r[rs] << v;
- } else
- reg.r[ra] = 0;
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- }
- void
- sraw(uint32_t ir)
- {
- int rs, ra, rb;
- int32_t v;
- getlrrr(ir);
- v = reg.r[rb];
- if((v & 0x20) == 0) {
- v &= 0x1F;
- if(reg.r[rs]&SIGNBIT && v)
- reg.r[ra] = reg.r[rs]>>v | ~((1<<(32-v))-1);
- else
- reg.r[ra] = reg.r[rs]>>v;
- } else
- reg.r[ra] = reg.r[rs]&SIGNBIT? ~0: 0;
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- }
- void
- srawi(uint32_t ir)
- {
- int rs, ra, rb;
- int32_t v;
- getlrrr(ir);
- v = rb;
- if((v & 0x20) == 0) {
- v &= 0x1F;
- if(reg.r[rs]&SIGNBIT && v)
- reg.r[ra] = reg.r[rs]>>v | ~((1<<(32-v))-1);
- else
- reg.r[ra] = reg.r[rs]>>v;
- } else
- reg.r[ra] = reg.r[rs]&SIGNBIT? ~0: 0;
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace)
- itrace("%s%s\tr%d,r%d,$%d", ci->name, ir&1?".":"", ra, rs, v);
- }
- void
- srw(uint32_t ir)
- {
- int rs, ra, rb;
- int32_t v;
- getlrrr(ir);
- v = reg.r[rb];
- if((v & 0x20) == 0)
- reg.r[ra] = (uint32_t)reg.r[rs] >> (v&0x1F);
- else
- reg.r[ra] = 0;
- if(ir & Rc)
- setcr(0, reg.r[ra]);
- if(trace)
- itrace("%s%s\tr%d,r%d,r%d", ci->name, ir&1?".":"", ra, rs, rb);
- }
- void
- subf(uint32_t ir)
- {
- int rd, ra, rb;
- uint64_t r;
- getarrr(ir);
- r = (uint64_t)((uint32_t)~reg.r[ra]) + (uint64_t)(uint32_t)reg.r[rb] + 1;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(r >> 16)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- subfc(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- r = (uint64_t)((uint32_t)~reg.r[ra]) + (uint64_t)(uint32_t)reg.r[rb] + 1;
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- subfe(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- r = (uint64_t)((uint32_t)~reg.r[ra]) + (uint64_t)(uint32_t)reg.r[rb] + ((reg.xer&XER_CA)!=0);
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra, rb);
- }
- void
- subfic(uint32_t ir)
- {
- int rd, ra;
- int32_t imm;
- uint32_t v;
- uint64_t r;
- getairr(ir);
- r = (uint64_t)((uint32_t)~reg.r[ra]) + (uint64_t)(uint32_t)imm + 1;
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- reg.r[rd] = (uint32_t)r;
- if(trace)
- itrace("%s\tr%d,r%d,$%ld", ci->name, rd, ra, imm);
- }
- void
- subfme(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- if(rb)
- undef(ir);
- r = (uint64_t)((uint32_t)~reg.r[ra]) + (uint64_t)0xFFFFFFFFU + ((reg.xer&XER_CA)!=0);
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra);
- }
- void
- subfze(uint32_t ir)
- {
- int rd, ra, rb;
- uint32_t v;
- uint64_t r;
- getarrr(ir);
- if(rb)
- undef(ir);
- r = (uint64_t)((uint32_t)~reg.r[ra]) + ((reg.xer&XER_CA)!=0);
- v = r>>32;
- reg.xer &= ~XER_CA;
- if(v)
- reg.xer |= XER_CA;
- if(ir & OE) {
- reg.xer &= ~XER_OV;
- if(v>>1)
- reg.xer |= XER_SO | XER_OV;
- }
- reg.r[rd] = (uint32_t)r;
- if(ir & Rc)
- setcr(0, reg.r[rd]);
- if(trace)
- itrace("%s%s%s\tr%d,r%d", ci->name, ir&OE?"o":"", ir&1?".":"", rd, ra);
- }
- void
- xor(uint32_t ir)
- {
- int rs, ra, rb;
- getlrrr(ir);
- reg.r[ra] = reg.r[rs] ^ reg.r[rb];
- if(trace)
- itrace("%s\tr%d,r%d,r%d", ci->name, ra, rs, rb);
- }
- void
- xori(uint32_t ir)
- {
- int rs, ra;
- uint32_t imm;
- getlirr(ir);
- reg.r[ra] = reg.r[rs] ^ imm;
- if(trace)
- itrace("%s\tr%d,r%d,$0x%lx", ci->name, ra, rs, imm);
- }
- void
- xoris(uint32_t ir)
- {
- int rs, ra;
- uint32_t imm;
- getlirr(ir);
- reg.r[ra] = reg.r[rs] ^ (imm<<16);
- if(trace)
- itrace("%s\tr%d,r%d,$0x%lx", ci->name, ra, rs, imm);
- }
- void
- lwz(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, upd;
- int32_t imm;
- getairr(ir);
- ea = imm;
- upd = (ir&(1L<<26))!=0;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- } else {
- if(upd)
- undef(ir);
- }
- if(trace)
- itrace("%s\tr%d,%ld(r%d) ea=%lux", ci->name, rd, imm, ra, ea);
- reg.r[rd] = getmem_w(ea);
- }
- void
- lwzx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, upd;
- getarrr(ir);
- ea = reg.r[rb];
- upd = getxo(ir)==55;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux", ci->name, rd, ra, rb, ea);
- } else {
- if(upd)
- undef(ir);
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux", ci->name, rd, rb, ea);
- }
- reg.r[rd] = getmem_w(ea);
- }
- void
- lwarx(uint32_t ir)
- {
- lwzx(ir);
- }
- void
- lbz(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, upd;
- int32_t imm;
- getairr(ir);
- ea = imm;
- upd = (ir&(1L<<26))!=0;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- } else {
- if(upd)
- undef(ir);
- }
- if(trace)
- itrace("%s\tr%d,%ld(r%d) ea=%lux", ci->name, rd, imm, ra, ea);
- reg.r[rd] = getmem_b(ea);
- }
- void
- lbzx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, upd;
- getarrr(ir);
- ea = reg.r[rb];
- upd = getxo(ir)==119;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux", ci->name, rd, ra, rb, ea);
- } else {
- if(upd)
- undef(ir);
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux", ci->name, rd, rb, ea);
- }
- reg.r[rd] = getmem_b(ea);
- }
- void
- stw(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, upd;
- int32_t imm;
- getairr(ir);
- ea = imm;
- upd = (ir&(1L<<26))!=0;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- } else {
- if(upd)
- undef(ir);
- }
- if(trace)
- itrace("%s\tr%d,%ld(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, imm, ra, ea, reg.r[rd], reg.r[rd]);
- putmem_w(ea, reg.r[rd]);
- }
- void
- stwx(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, upd, rb;
- getarrr(ir);
- ea = reg.r[rb];
- upd = getxo(ir)==183;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) #%lux=#%lux (%ld)",
- ci->name, rd, ra, rb, ea, reg.r[rd], reg.r[rd]);
- } else {
- if(upd)
- undef(ir);
- if(trace)
- itrace("%s\tr%d,(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, rb, ea, reg.r[rd], reg.r[rd]);
- }
- putmem_w(ea, reg.r[rd]);
- }
- void
- stwcx(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, rb;
- if((ir & Rc) == 0)
- undef(ir);
- getarrr(ir);
- ea = reg.r[rb];
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) #%lux=#%lux (%ld)",
- ci->name, rd, ra, rb, ea, reg.r[rd], reg.r[rd]);
- } else {
- if(trace)
- itrace("%s\tr%d,(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, rb, ea, reg.r[rd], reg.r[rd]);
- }
- putmem_w(ea, reg.r[rd]); /* assume a reservation exists; store succeeded */
- setcr(0, 0);
- }
- void
- stb(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, upd, v;
- int32_t imm;
- getairr(ir);
- ea = imm;
- upd = (ir&(1L<<26))!=0;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- } else {
- if(upd)
- undef(ir);
- }
- v = reg.r[rd] & 0xFF;
- if(trace)
- itrace("%s\tr%d,%ld(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, imm, ra, ea, v, v);
- putmem_b(ea, v);
- }
- void
- stbx(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, upd, rb, v;
- getarrr(ir);
- ea = reg.r[rb];
- upd = getxo(ir)==247;
- v = reg.r[rd] & 0xFF;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) #%lux=#%lux (%ld)",
- ci->name, rd, ra, rb, ea, v, v);
- } else {
- if(upd)
- undef(ir);
- if(trace)
- itrace("%s\tr%d,(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, rb, ea, v, v);
- }
- putmem_b(ea, v);
- }
- void
- lhz(uint32_t ir)
- {
- uint32_t ea;
- int imm, ra, rd, upd;
- getairr(ir);
- ea = imm;
- upd = (ir&(1L<<26))!=0;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- } else {
- if(upd)
- undef(ir);
- }
- if(trace)
- itrace("%s\tr%d,%ld(r%d) ea=%lux", ci->name, rd, imm, ra, ea);
- reg.r[rd] = getmem_h(ea);
- }
- void
- lhzx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, upd;
- getarrr(ir);
- ea = reg.r[rb];
- upd = getxo(ir)==311;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux", ci->name, rd, ra, rb, ea);
- } else {
- if(upd)
- undef(ir);
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux", ci->name, rd, rb, ea);
- }
- reg.r[rd] = getmem_h(ea);
- }
- void
- lha(uint32_t ir)
- {
- uint32_t ea;
- int imm, ra, rd, upd;
- getairr(ir);
- ea = imm;
- upd = (ir&(1L<<26))!=0;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- } else {
- if(upd)
- undef(ir);
- }
- if(trace)
- itrace("%s\tr%d,%ld(r%d) ea=%lux", ci->name, rd, imm, ra, ea);
- reg.r[rd] = (int16_t)getmem_h(ea);
- }
- void
- lhax(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, upd;
- getarrr(ir);
- ea = reg.r[rb];
- upd = getxo(ir)==311;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux", ci->name, rd, ra, rb, ea);
- } else {
- if(upd)
- undef(ir);
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux", ci->name, rd, rb, ea);
- }
- reg.r[rd] = (int16_t)getmem_h(ea);
- }
- void
- lhbrx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd;
- uint32_t v;
- getarrr(ir);
- ea = reg.r[rb];
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux", ci->name, rd, ra, rb, ea);
- } else {
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux", ci->name, rd, rb, ea);
- }
- v = getmem_h(ea);
- reg.r[rd] = ((v&0xFF)<<8)|(v&0xFF);
- }
- void
- sth(uint32_t ir)
- {
- uint32_t ea;
- int imm, ra, rd, upd, v;
- getairr(ir);
- ea = imm;
- upd = (ir&(1L<<26))!=0;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- } else {
- if(upd)
- undef(ir);
- }
- v = reg.r[rd] & 0xFFFF;
- if(trace)
- itrace("%s\tr%d,%ld(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, imm, ra, ea, v, v);
- putmem_h(ea, v);
- }
- void
- sthx(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, upd, rb, v;
- getarrr(ir);
- ea = reg.r[rb];
- upd = getxo(ir)==247;
- v = reg.r[rd] & 0xFFFF;
- if(ra) {
- ea += reg.r[ra];
- if(upd)
- reg.r[ra] = ea;
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) #%lux=#%lux (%ld)",
- ci->name, rd, ra, rb, ea, v, v);
- } else {
- if(upd)
- undef(ir);
- if(trace)
- itrace("%s\tr%d,(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, rb, ea, v, v);
- }
- putmem_h(ea, v);
- }
- void
- sthbrx(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, rb;
- uint32_t v;
- getarrr(ir);
- ea = reg.r[rb];
- v = reg.r[rd];
- v = ((v&0xFF)<<8)|(v&0xFF);
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) #%lux=#%lux (%ld)",
- ci->name, rd, ra, rb, ea, v, v);
- } else {
- if(trace)
- itrace("%s\tr%d,(r%d) #%lux=#%lux (%ld)",
- ci->name, rd, rb, ea, v, v);
- }
- putmem_h(ea, v);
- }
- void
- lwbrx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, i;
- uint32_t v;
- getarrr(ir);
- if(ir & Rc)
- undef(ir);
- ea = reg.r[rb];
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux", ci->name, rd, ra, rb, ea);
- } else {
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux", ci->name, rd, rb, ea);
- }
- v = 0;
- for(i = 0; i < 4; i++)
- v = v>>8 | getmem_b(ea++); /* assume unaligned load is allowed */
- reg.r[rd] = v;
- }
- void
- stwbrx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, i;
- uint32_t v;
- getarrr(ir);
- if(ir & Rc)
- undef(ir);
- ea = reg.r[rb];
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux", ci->name, rd, ra, rb, ea);
- } else {
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux", ci->name, rd, rb, ea);
- }
- v = 0;
- for(i = 0; i < 4; i++) {
- putmem_b(ea++, v & 0xFF); /* assume unaligned store is allowed */
- v >>= 8;
- }
- }
- void
- lswi(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, n, i, r, b;
- getarrr(ir);
- if(ir & Rc)
- undef(ir);
- n = rb;
- if(n == 0)
- n = 32;
- ea = 0;
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d),%d ea=%lux", ci->name, rd, ra, n, ea);
- } else {
- if(trace)
- itrace("%s\tr%d,(0),%d ea=0", ci->name, rd, n);
- }
- i = -1;
- r = rd-1;
- while(--n >= 0) {
- if(i < 0) {
- r = (r+1)&0x1F;
- if(ra == 0 || r != ra)
- reg.r[r] = 0;
- i = 24;
- }
- b = getmem_b(ea++);
- if(ra == 0 || r != ra)
- reg.r[r] = (reg.r[r] & ~(0xFF<<i)) | (b << i);
- i -= 8;
- }
- }
- void
- lswx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, n, i, r, b;
- getarrr(ir);
- if(ir & Rc)
- undef(ir);
- n = reg.xer & 0x7F;
- ea = reg.r[rb];
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux n=%d", ci->name, rd, ra, rb, ea, n);
- } else {
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux n=%d", ci->name, rd, rb, ea, n);
- }
- i = -1;
- r = rd-1;
- while(--n >= 0) {
- if(i < 0) {
- r = (r+1)&0x1F;
- if((ra == 0 || r != ra) && r != rb)
- reg.r[r] = 0;
- i = 24;
- }
- b = getmem_b(ea++);
- if((ra == 0 || r != ra) && r != rb)
- reg.r[r] = (reg.r[r] & ~(0xFF<<i)) | (b << i);
- i -= 8;
- }
- }
- void
- stswx(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, n, i, r;
- getarrr(ir);
- if(ir & Rc)
- undef(ir);
- n = reg.xer & 0x7F;
- ea = reg.r[rb];
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d+r%d) ea=%lux n=%d", ci->name, rd, ra, rb, ea, n);
- } else {
- if(trace)
- itrace("%s\tr%d,(r%d) ea=%lux n=%d", ci->name, rd, rb, ea, n);
- }
- i = -1;
- r = rd-1;
- while(--n >= 0) {
- if(i < 0) {
- r = (r+1)&0x1F;
- i = 24;
- }
- putmem_b(ea++, (reg.r[r]>>i)&0xFF);
- i -= 8;
- }
- }
- void
- stswi(uint32_t ir)
- {
- uint32_t ea;
- int rb, ra, rd, n, i, r;
- getarrr(ir);
- if(ir & Rc)
- undef(ir);
- n = rb;
- if(n == 0)
- n = 32;
- ea = 0;
- if(ra) {
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,(r%d),%d ea=%lux", ci->name, rd, ra, n, ea);
- } else {
- if(trace)
- itrace("%s\tr%d,(0),%d ea=0", ci->name, rd, n);
- }
- i = -1;
- r = rd-1;
- while(--n >= 0) {
- if(i < 0) {
- r = (r+1)&0x1F;
- i = 24;
- }
- putmem_b(ea++, (reg.r[r]>>i)&0xFF);
- i -= 8;
- }
- }
- void
- lmw(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, r;
- int32_t imm;
- getairr(ir);
- ea = imm;
- if(ra)
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,%ld(r%d) ea=%lux", ci->name, rd, imm, ra, ea);
- for(r = rd; r <= 31; r++) {
- if(r != 0 && r != rd)
- reg.r[rd] = getmem_w(ea);
- ea += 4;
- }
- }
- void
- stmw(uint32_t ir)
- {
- uint32_t ea;
- int ra, rd, r;
- int32_t imm;
- getairr(ir);
- ea = imm;
- if(ra)
- ea += reg.r[ra];
- if(trace)
- itrace("%s\tr%d,%ld(r%d) ea=%lux", ci->name, rd, imm, ra, ea);
- for(r = rd; r <= 31; r++) {
- putmem_w(ea, reg.r[rd]);
- ea += 4;
- }
- }
- void
- twi(uint32_t ir)
- {
- int rd, ra;
- int32_t a, imm;
- getairr(ir);
- a = reg.r[ra];
- if(trace)
- itrace("twi\t#%.2x,r%d,$0x%lux (%ld)", rd, ra, imm, imm);
- if(a < imm && rd&0x10 ||
- a > imm && rd&0x08 ||
- a == imm && rd&0x04 ||
- (uint32_t)a < imm && rd&0x02 ||
- (uint32_t)a > imm && rd&0x01) {
- Bprint(bioout, "program_exception (trap type)\n");
- longjmp(errjmp, 0);
- }
- }
- void
- tw(uint32_t ir)
- {
- int rd, ra, rb;
- int32_t a, b;
- getarrr(ir);
- a = reg.r[ra];
- b = reg.r[rb];
- if(trace)
- itrace("tw\t#%.2x,r%d,r%d", rd, ra, rb);
- if(a < b && rd&0x10 ||
- a > b && rd&0x08 ||
- a == b && rd&0x04 ||
- (uint32_t)a < b && rd&0x02 ||
- (uint32_t)a > b && rd&0x01) {
- Bprint(bioout, "program_exception (trap type)\n");
- longjmp(errjmp, 0);
- }
- }
- void
- sync(uint32_t ir)
- {
- USED(ir);
- if(trace)
- itrace("sync");
- }
- void
- icbi(uint32_t ir)
- {
- int rd, ra, rb;
- if(ir & Rc)
- undef(ir);
- getarrr(ir);
- USED(rd);
- if(trace)
- itrace("%s\tr%d,r%d", ci->name, ra, rb);
- }
- void
- dcbf(uint32_t ir)
- {
- int rd, ra, rb;
- if(ir & Rc)
- undef(ir);
- getarrr(ir);
- USED(rd);
- if(trace)
- itrace("%s\tr%d,r%d", ci->name, ra, rb);
- }
- void
- dcbst(uint32_t ir)
- {
- int rd, ra, rb;
- if(ir & Rc)
- undef(ir);
- getarrr(ir);
- USED(rd);
- if(trace)
- itrace("%s\tr%d,r%d", ci->name, ra, rb);
- }
- void
- dcbt(uint32_t ir)
- {
- int rd, ra, rb;
- if(ir & Rc)
- undef(ir);
- getarrr(ir);
- USED(rd);
- if(trace)
- itrace("%s\tr%d,r%d", ci->name, ra, rb);
- }
- void
- dcbtst(uint32_t ir)
- {
- int rd, ra, rb;
- if(ir & Rc)
- undef(ir);
- getarrr(ir);
- USED(rd);
- if(trace)
- itrace("%s\tr%d,r%d", ci->name, ra, rb);
- }
- void
- dcbz(uint32_t ir)
- {
- int rd, ra, rb;
- if(ir & Rc)
- undef(ir);
- getarrr(ir);
- USED(rd);
- if(trace)
- itrace("%s\tr%d,r%d", ci->name, ra, rb);
- }
|