0.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. /*
  2. * This file is part of the UCB release of Plan 9. It is subject to the license
  3. * terms in the LICENSE file found in the top-level directory of this
  4. * distribution and at http://akaros.cs.berkeley.edu/files/Plan9License. No
  5. * part of the UCB release of Plan 9, including this file, may be copied,
  6. * modified, propagated, or distributed except according to the terms contained
  7. * in the LICENSE file.
  8. */
  9. /*
  10. * mips r4k definition
  11. *
  12. * currently no compiler - not related to 0c
  13. */
  14. #include <u.h>
  15. #include <libc.h>
  16. #include <bio.h>
  17. #include "mips2ureg.h"
  18. #include <mach.h>
  19. #define FPREGBYTES 4
  20. #define REGOFF(x) (unsigned long)(&((struct Ureg *) 0)->x)
  21. #define SP REGOFF(sp)
  22. #define PC REGOFF(pc)
  23. #define R1 REGOFF(hr1)
  24. #define R31 REGOFF(hr31)
  25. #define FP_REG(x) (R1+8+FPREGBYTES*(x))
  26. #define REGSIZE sizeof(struct Ureg)
  27. #define FPREGSIZE (FPREGBYTES*33)
  28. Reglist mips2reglist[] = {
  29. {"STATUS", REGOFF(status), RINT|RRDONLY, 'X'},
  30. {"CAUSE", REGOFF(cause), RINT|RRDONLY, 'X'},
  31. {"BADVADDR", REGOFF(badvaddr), RINT|RRDONLY, 'X'},
  32. {"TLBVIRT", REGOFF(tlbvirt), RINT|RRDONLY, 'X'},
  33. {"HI", REGOFF(hhi), RINT|RRDONLY, 'W'},
  34. {"LO", REGOFF(hlo), RINT|RRDONLY, 'W'},
  35. {"PC", PC, RINT, 'X'},
  36. {"SP", SP, RINT, 'X'},
  37. {"R31", R31, RINT, 'W'},
  38. {"R30", REGOFF(hr30), RINT, 'W'},
  39. {"R28", REGOFF(hr28), RINT, 'W'},
  40. {"R27", REGOFF(hr27), RINT, 'W'},
  41. {"R26", REGOFF(hr26), RINT, 'W'},
  42. {"R25", REGOFF(hr25), RINT, 'W'},
  43. {"R24", REGOFF(hr24), RINT, 'W'},
  44. {"R23", REGOFF(hr23), RINT, 'W'},
  45. {"R22", REGOFF(hr22), RINT, 'W'},
  46. {"R21", REGOFF(hr21), RINT, 'W'},
  47. {"R20", REGOFF(hr20), RINT, 'W'},
  48. {"R19", REGOFF(hr19), RINT, 'W'},
  49. {"R18", REGOFF(hr18), RINT, 'W'},
  50. {"R17", REGOFF(hr17), RINT, 'W'},
  51. {"R16", REGOFF(hr16), RINT, 'W'},
  52. {"R15", REGOFF(hr15), RINT, 'W'},
  53. {"R14", REGOFF(hr14), RINT, 'W'},
  54. {"R13", REGOFF(hr13), RINT, 'W'},
  55. {"R12", REGOFF(hr12), RINT, 'W'},
  56. {"R11", REGOFF(hr11), RINT, 'W'},
  57. {"R10", REGOFF(hr10), RINT, 'W'},
  58. {"R9", REGOFF(hr9), RINT, 'W'},
  59. {"R8", REGOFF(hr8), RINT, 'W'},
  60. {"R7", REGOFF(hr7), RINT, 'W'},
  61. {"R6", REGOFF(hr6), RINT, 'W'},
  62. {"R5", REGOFF(hr5), RINT, 'W'},
  63. {"R4", REGOFF(hr4), RINT, 'W'},
  64. {"R3", REGOFF(hr3), RINT, 'W'},
  65. {"R2", REGOFF(hr2), RINT, 'W'},
  66. {"R1", REGOFF(hr1), RINT, 'W'},
  67. {"F0", FP_REG(0), RFLT, 'F'},
  68. {"F1", FP_REG(1), RFLT, 'f'},
  69. {"F2", FP_REG(2), RFLT, 'F'},
  70. {"F3", FP_REG(3), RFLT, 'f'},
  71. {"F4", FP_REG(4), RFLT, 'F'},
  72. {"F5", FP_REG(5), RFLT, 'f'},
  73. {"F6", FP_REG(6), RFLT, 'F'},
  74. {"F7", FP_REG(7), RFLT, 'f'},
  75. {"F8", FP_REG(8), RFLT, 'F'},
  76. {"F9", FP_REG(9), RFLT, 'f'},
  77. {"F10", FP_REG(10), RFLT, 'F'},
  78. {"F11", FP_REG(11), RFLT, 'f'},
  79. {"F12", FP_REG(12), RFLT, 'F'},
  80. {"F13", FP_REG(13), RFLT, 'f'},
  81. {"F14", FP_REG(14), RFLT, 'F'},
  82. {"F15", FP_REG(15), RFLT, 'f'},
  83. {"F16", FP_REG(16), RFLT, 'F'},
  84. {"F17", FP_REG(17), RFLT, 'f'},
  85. {"F18", FP_REG(18), RFLT, 'F'},
  86. {"F19", FP_REG(19), RFLT, 'f'},
  87. {"F20", FP_REG(20), RFLT, 'F'},
  88. {"F21", FP_REG(21), RFLT, 'f'},
  89. {"F22", FP_REG(22), RFLT, 'F'},
  90. {"F23", FP_REG(23), RFLT, 'f'},
  91. {"F24", FP_REG(24), RFLT, 'F'},
  92. {"F25", FP_REG(25), RFLT, 'f'},
  93. {"F26", FP_REG(26), RFLT, 'F'},
  94. {"F27", FP_REG(27), RFLT, 'f'},
  95. {"F28", FP_REG(28), RFLT, 'F'},
  96. {"F29", FP_REG(29), RFLT, 'f'},
  97. {"F30", FP_REG(30), RFLT, 'F'},
  98. {"F31", FP_REG(31), RFLT, 'f'},
  99. {"FPCR", FP_REG(32), RFLT, 'X'},
  100. { 0 }
  101. };
  102. /* mips r4k big-endian */
  103. Mach mmips2be =
  104. {
  105. "mips2",
  106. MMIPS2, /* machine type */
  107. mips2reglist, /* register set */
  108. REGSIZE, /* number of bytes in reg set */
  109. FPREGSIZE, /* number of bytes in fp reg set */
  110. "PC", /* name of PC */
  111. "SP", /* name of SP */
  112. "R31", /* name of link register */
  113. "setR30", /* static base register name */
  114. 0, /* SB value */
  115. 0x1000, /* page size */
  116. 0xC0000000, /* kernel base */
  117. 0x40000000, /* kernel text mask */
  118. 0x7FFFFFFFULL, /* user stack top */
  119. 4, /* quantization of pc */
  120. 4, /* szaddr */
  121. 8, /* szreg */
  122. 4, /* szfloat */
  123. 8, /* szdouble */
  124. };
  125. /* mips r4k little-endian */
  126. Mach mmips2le =
  127. {
  128. "mips2",
  129. NMIPS2, /* machine type */
  130. mips2reglist, /* register set */
  131. REGSIZE, /* number of bytes in reg set */
  132. FPREGSIZE, /* number of bytes in fp reg set */
  133. "PC", /* name of PC */
  134. "SP", /* name of SP */
  135. "R31", /* name of link register */
  136. "setR30", /* static base register name */
  137. 0, /* SB value */
  138. 0x1000, /* page size */
  139. 0xC0000000ULL, /* kernel base */
  140. 0x40000000ULL, /* kernel text mask */
  141. 0x7FFFFFFFULL, /* user stack top */
  142. 4, /* quantization of pc */
  143. 4, /* szaddr */
  144. 8, /* szreg */
  145. 4, /* szfloat */
  146. 8, /* szdouble */
  147. };