q.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. /*
  2. * This file is part of the UCB release of Plan 9. It is subject to the license
  3. * terms in the LICENSE file found in the top-level directory of this
  4. * distribution and at http://akaros.cs.berkeley.edu/files/Plan9License. No
  5. * part of the UCB release of Plan 9, including this file, may be copied,
  6. * modified, propagated, or distributed except according to the terms contained
  7. * in the LICENSE file.
  8. */
  9. #ifdef HARVEYNEXT
  10. /*
  11. * PowerPC definition
  12. * forsyth@terzarima.net
  13. */
  14. #include <u.h>
  15. #include <libc.h>
  16. #include <bio.h>
  17. #include "/power/include/ureg.h"
  18. #include <mach.h>
  19. #define REGOFF(x) (ulong) (&((struct Ureg *) 0)->x)
  20. #define SP REGOFF(sp)
  21. #define PC REGOFF(pc)
  22. #define R3 REGOFF(r3) /* return reg */
  23. #define LR REGOFF(lr)
  24. #define R31 REGOFF(r31)
  25. #define FP_REG(x) (R31+4+8*(x))
  26. #define REGSIZE sizeof(struct Ureg)
  27. #define FPREGSIZE (8*33)
  28. Reglist powerreglist[] = {
  29. {"CAUSE", REGOFF(cause), RINT|RRDONLY, 'X'},
  30. {"SRR1", REGOFF(srr1), RINT|RRDONLY, 'X'},
  31. {"PC", REGOFF(pc), RINT, 'X'},
  32. {"LR", REGOFF(lr), RINT, 'X'},
  33. {"CR", REGOFF(cr), RINT, 'X'},
  34. {"XER", REGOFF(xer), RINT, 'X'},
  35. {"CTR", REGOFF(ctr), RINT, 'X'},
  36. {"PC", PC, RINT, 'X'},
  37. {"SP", SP, RINT, 'X'},
  38. {"R0", REGOFF(r0), RINT, 'X'},
  39. /* R1 is SP */
  40. {"R2", REGOFF(r2), RINT, 'X'},
  41. {"R3", REGOFF(r3), RINT, 'X'},
  42. {"R4", REGOFF(r4), RINT, 'X'},
  43. {"R5", REGOFF(r5), RINT, 'X'},
  44. {"R6", REGOFF(r6), RINT, 'X'},
  45. {"R7", REGOFF(r7), RINT, 'X'},
  46. {"R8", REGOFF(r8), RINT, 'X'},
  47. {"R9", REGOFF(r9), RINT, 'X'},
  48. {"R10", REGOFF(r10), RINT, 'X'},
  49. {"R11", REGOFF(r11), RINT, 'X'},
  50. {"R12", REGOFF(r12), RINT, 'X'},
  51. {"R13", REGOFF(r13), RINT, 'X'},
  52. {"R14", REGOFF(r14), RINT, 'X'},
  53. {"R15", REGOFF(r15), RINT, 'X'},
  54. {"R16", REGOFF(r16), RINT, 'X'},
  55. {"R17", REGOFF(r17), RINT, 'X'},
  56. {"R18", REGOFF(r18), RINT, 'X'},
  57. {"R19", REGOFF(r19), RINT, 'X'},
  58. {"R20", REGOFF(r20), RINT, 'X'},
  59. {"R21", REGOFF(r21), RINT, 'X'},
  60. {"R22", REGOFF(r22), RINT, 'X'},
  61. {"R23", REGOFF(r23), RINT, 'X'},
  62. {"R24", REGOFF(r24), RINT, 'X'},
  63. {"R25", REGOFF(r25), RINT, 'X'},
  64. {"R26", REGOFF(r26), RINT, 'X'},
  65. {"R27", REGOFF(r27), RINT, 'X'},
  66. {"R28", REGOFF(r28), RINT, 'X'},
  67. {"R29", REGOFF(r29), RINT, 'X'},
  68. {"R30", REGOFF(r30), RINT, 'X'},
  69. {"R31", REGOFF(r31), RINT, 'X'},
  70. {"F0", FP_REG(0), RFLT, 'F'},
  71. {"F1", FP_REG(1), RFLT, 'F'},
  72. {"F2", FP_REG(2), RFLT, 'F'},
  73. {"F3", FP_REG(3), RFLT, 'F'},
  74. {"F4", FP_REG(4), RFLT, 'F'},
  75. {"F5", FP_REG(5), RFLT, 'F'},
  76. {"F6", FP_REG(6), RFLT, 'F'},
  77. {"F7", FP_REG(7), RFLT, 'F'},
  78. {"F8", FP_REG(8), RFLT, 'F'},
  79. {"F9", FP_REG(9), RFLT, 'F'},
  80. {"F10", FP_REG(10), RFLT, 'F'},
  81. {"F11", FP_REG(11), RFLT, 'F'},
  82. {"F12", FP_REG(12), RFLT, 'F'},
  83. {"F13", FP_REG(13), RFLT, 'F'},
  84. {"F14", FP_REG(14), RFLT, 'F'},
  85. {"F15", FP_REG(15), RFLT, 'F'},
  86. {"F16", FP_REG(16), RFLT, 'F'},
  87. {"F17", FP_REG(17), RFLT, 'F'},
  88. {"F18", FP_REG(18), RFLT, 'F'},
  89. {"F19", FP_REG(19), RFLT, 'F'},
  90. {"F20", FP_REG(20), RFLT, 'F'},
  91. {"F21", FP_REG(21), RFLT, 'F'},
  92. {"F22", FP_REG(22), RFLT, 'F'},
  93. {"F23", FP_REG(23), RFLT, 'F'},
  94. {"F24", FP_REG(24), RFLT, 'F'},
  95. {"F25", FP_REG(25), RFLT, 'F'},
  96. {"F26", FP_REG(26), RFLT, 'F'},
  97. {"F27", FP_REG(27), RFLT, 'F'},
  98. {"F28", FP_REG(28), RFLT, 'F'},
  99. {"F29", FP_REG(29), RFLT, 'F'},
  100. {"F30", FP_REG(30), RFLT, 'F'},
  101. {"F31", FP_REG(31), RFLT, 'F'},
  102. {"FPSCR", FP_REG(32)+4, RFLT, 'X'},
  103. { 0 }
  104. };
  105. /* the machine description */
  106. Mach mpower =
  107. {
  108. "power",
  109. MPOWER, /* machine type */
  110. powerreglist, /* register set */
  111. REGSIZE, /* number of bytes in register set */
  112. FPREGSIZE, /* number of bytes in FP register set */
  113. "PC", /* name of PC */
  114. "SP", /* name of SP */
  115. "LR", /* name of link register */
  116. "setSB", /* static base register name */
  117. 0, /* value */
  118. 0x100000, /* page size */
  119. 0x80000000ULL, /* kernel base */
  120. 0xF0000000ULL, /* kernel text mask */
  121. 0x7FFFFFFFULL, /* user stack top */
  122. 4, /* quantization of pc */
  123. 4, /* szaddr */
  124. 4, /* szreg */
  125. 4, /* szfloat */
  126. 8, /* szdouble */
  127. };
  128. #endif