Home Esplora Aiuto
Accedi
iank
/
libreCMC
forkato da libreCMC/libreCMC
1
0
Forka 0
File
Ramo (Branch): v1.5
Rami (Branch) Tag
libreCMC
/
target
/
linux
/
generic
/
image
/
relocate
/
cacheops.h

cacheops.h 2.1 KB
Permalink Cronologia Originale

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485 
  1. /*
    2. 

  2.  * Cache operations for the cache instruction.
    3. 

  3.  *
    4. 

  4.  * This file is subject to the terms and conditions of the GNU General Public
    5. 

  5.  * License.  See the file "COPYING" in the main directory of this archive
    6. 

  6.  * for more details.
    7. 

  7.  *
    8. 

  8.  * (C) Copyright 1996, 97, 99, 2002, 03 Ralf Baechle
    9. 

  9.  * (C) Copyright 1999 Silicon Graphics, Inc.
    10. 

  10.  */
    11. 

  11. #ifndef	__ASM_CACHEOPS_H
    12. 

  12. #define	__ASM_CACHEOPS_H
    13. 

  13. 

  14. /*
    15. 

  15.  * Cache Operations available on all MIPS processors with R4000-style caches
    16. 

  16.  */
    17. 

  17. #define Index_Invalidate_I      0x00
    18. 

  18. #define Index_Writeback_Inv_D   0x01
    19. 

  19. #define Index_Load_Tag_I	0x04
    20. 

  20. #define Index_Load_Tag_D	0x05
    21. 

  21. #define Index_Store_Tag_I	0x08
    22. 

  22. #define Index_Store_Tag_D	0x09
    23. 

  23. #if defined(CONFIG_CPU_LOONGSON2)
    24. 

  24. #define Hit_Invalidate_I	0x00
    25. 

  25. #else
    26. 

  26. #define Hit_Invalidate_I	0x10
    27. 

  27. #endif
    28. 

  28. #define Hit_Invalidate_D	0x11
    29. 

  29. #define Hit_Writeback_Inv_D	0x15
    30. 

  30. 

  31. /*
    32. 

  32.  * R4000-specific cacheops
    33. 

  33.  */
    34. 

  34. #define Create_Dirty_Excl_D	0x0d
    35. 

  35. #define Fill			0x14
    36. 

  36. #define Hit_Writeback_I		0x18
    37. 

  37. #define Hit_Writeback_D		0x19
    38. 

  38. 

  39. /*
    40. 

  40.  * R4000SC and R4400SC-specific cacheops
    41. 

  41.  */
    42. 

  42. #define Index_Invalidate_SI     0x02
    43. 

  43. #define Index_Writeback_Inv_SD  0x03
    44. 

  44. #define Index_Load_Tag_SI	0x06
    45. 

  45. #define Index_Load_Tag_SD	0x07
    46. 

  46. #define Index_Store_Tag_SI	0x0A
    47. 

  47. #define Index_Store_Tag_SD	0x0B
    48. 

  48. #define Create_Dirty_Excl_SD	0x0f
    49. 

  49. #define Hit_Invalidate_SI	0x12
    50. 

  50. #define Hit_Invalidate_SD	0x13
    51. 

  51. #define Hit_Writeback_Inv_SD	0x17
    52. 

  52. #define Hit_Writeback_SD	0x1b
    53. 

  53. #define Hit_Set_Virtual_SI	0x1e
    54. 

  54. #define Hit_Set_Virtual_SD	0x1f
    55. 

  55. 

  56. /*
    57. 

  57.  * R5000-specific cacheops
    58. 

  58.  */
    59. 

  59. #define R5K_Page_Invalidate_S	0x17
    60. 

  60. 

  61. /*
    62. 

  62.  * RM7000-specific cacheops
    63. 

  63.  */
    64. 

  64. #define Page_Invalidate_T	0x16
    65. 

  65. 

  66. /*
    67. 

  67.  * R10000-specific cacheops
    68. 

  68.  *
    69. 

  69.  * Cacheops 0x02, 0x06, 0x0a, 0x0c-0x0e, 0x16, 0x1a and 0x1e are unused.
    70. 

  70.  * Most of the _S cacheops are identical to the R4000SC _SD cacheops.
    71. 

  71.  */
    72. 

  72. #define Index_Writeback_Inv_S	0x03
    73. 

  73. #define Index_Load_Tag_S	0x07
    74. 

  74. #define Index_Store_Tag_S	0x0B
    75. 

  75. #define Hit_Invalidate_S	0x13
    76. 

  76. #define Cache_Barrier		0x14
    77. 

  77. #define Hit_Writeback_Inv_S	0x17
    78. 

  78. #define Index_Load_Data_I	0x18
    79. 

  79. #define Index_Load_Data_D	0x19
    80. 

  80. #define Index_Load_Data_S	0x1b
    81. 

  81. #define Index_Store_Data_I	0x1c
    82. 

  82. #define Index_Store_Data_D	0x1d
    83. 

  83. #define Index_Store_Data_S	0x1f
    84. 

  84. 

  85. #endif	/* __ASM_CACHEOPS_H */
    86.